Unknown W. Brackets
|
8d60c10a64
|
riscv: Use jit address offsets directly.
We'll have IR able to use block number or target offset.
|
2023-07-29 19:02:15 -07:00 |
|
Unknown W. Brackets
|
b6d2e64aca
|
Debugger: Fix disasm of ll/sc.
|
2023-07-29 18:50:09 -07:00 |
|
Unknown W. Brackets
|
9a8ac1fe08
|
x86jit: Implement ll/sc.
The point here is that breakpoints now work for ll and sc.
|
2023-07-29 18:49:45 -07:00 |
|
Unknown W. Brackets
|
e228748449
|
irjit: Add FCvtScaledSW to safely scale vi2f.
|
2023-07-29 18:30:15 -07:00 |
|
Unknown W. Brackets
|
a5a2671af3
|
irjit: Implement vf2ix.
Used in LittleBigPlanet when playing intro movies.
|
2023-07-29 18:01:08 -07:00 |
|
Unknown W. Brackets
|
f0d4267c5e
|
HLE: Reset ll/sc link on any syscall.
This seems to happen from any syscall, which makes sense.
The bit isn't cleared on an sc, but a thread switch doesn't need to occur.
|
2023-07-29 17:57:56 -07:00 |
|
Unknown W. Brackets
|
df2462b1d9
|
irjit: Implement ll/sc.
These occur more than I expected in LittleBigPlanet while loading.
|
2023-07-29 17:57:44 -07:00 |
|
Unknown W. Brackets
|
48586ed0ad
|
irjit: Combine Load32Left/Right even on unaligned.
This helps on devices that don't allow unaligned load/store.
|
2023-07-29 17:57:25 -07:00 |
|
Henrik Rydgård
|
4aa2b1fcac
|
Merge pull request #17783 from unknownbrackets/riscv-jit
Implement float/vec operations in RISC-V jit
|
2023-07-28 08:38:19 +02:00 |
|
Unknown W. Brackets
|
a181f6d5b8
|
riscv: Add a comment for FMUL testing later.
|
2023-07-27 22:16:29 -07:00 |
|
Unknown W. Brackets
|
5122b0c78e
|
riscv: Cleanup unnecessary fcr31 func.
Don't need this, we use DYNAMIC.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
0c9dce8ba8
|
riscv: Implement vec4 dot.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
23e9dffc68
|
riscv: Implement vec4 shuffle and init.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
4e17c59cc2
|
riscv: Implement simple vec4 ops via floats.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
df313bd296
|
riscv: Fix rounding mode setting.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
9157d992ac
|
jit-ir: Implement cfc1/ctc1.
This makes it so we can track rounding mode changes.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
ca7a520a19
|
riscv: Implement FMul.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
9a9b371856
|
riscv: Implement FSign using FCLASS.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
05360d5c7a
|
riscv: Implement simplest float ops.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
bb6fdd0246
|
riscv: Add floating point load/stores.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
7071884a47
|
riscv: Handle rounding mode and ctrl transfers.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
067a033dc0
|
riscv: Add FPU regcache.
|
2023-07-25 20:33:56 -07:00 |
|
Unknown W. Brackets
|
c3db3d5187
|
arm64jit: When rouding unset, use nearest.
The 0/default rounding mode is nearest, not toward zero.
We set hasSetRounding only when fcr31 has a non-zero rounding mode or
flush to zero set.
|
2023-07-25 20:30:05 -07:00 |
|
Unknown W. Brackets
|
a8edf5fa24
|
riscv: Reduce bloat in jit fallbacks.
|
2023-07-25 19:42:04 -07:00 |
|
Unknown W. Brackets
|
b97b7f3663
|
riscv: Make some regcache methods private.
|
2023-07-25 19:42:04 -07:00 |
|