Michał Żygowski
9452afd216
osfv_cli/pyproject.toml: Bump to v0.8.5
...
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com >
2026-05-18 14:36:58 +02:00
Michał Żygowski
96380492e7
osfv_cli/src/osfv/models/MZ33-AR1: Remove obsolete flash layout
...
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com >
2026-05-18 14:36:58 +02:00
Michał Żygowski
d7b4427e66
pyproject.toml: Bump to 0.8.4
...
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com >
2026-05-18 14:36:58 +02:00
Michał Żygowski
6ed8c88c69
osfv: Add MSI PRO B850-P WIFI model
...
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com >
2026-05-18 14:36:58 +02:00
Michał Kopeć
a0b752b13a
osfv_cli: Add V1211 DUT model
...
Signed-off-by: Michał Kopeć <michal.kopec@3mdeb.com >
2026-05-18 14:36:38 +02:00
Filip Gołaś
292fef5f8b
Merge pull request #151 from Dasharo/snipeit_api_missing_time_import
...
snipeit_api.py: Add missing time import
2026-02-13 08:33:37 +01:00
Filip Gołaś
5c8d490e58
snipeit_api.py: Add missing time import
...
Signed-off-by: Filip Gołaś <filip.golas@3mdeb.com >
2026-02-10 11:25:27 +01:00
Maciej Pijanowski
b628b5906f
pyproject.toml: bump to v0.8.3
...
Signed-off-by: Maciej Pijanowski <maciej.pijanowski@3mdeb.com >
v0.8.3
2025-12-01 12:41:59 +01:00
Filip Gołaś
c03f4d651a
cli.py: Add front for reset_cmos command
...
Signed-off-by: Filip Gołaś <filip.golas@3mdeb.com >
2025-12-01 12:38:46 +01:00
Mateusz Maciejewski
b79ed9d286
src/osfv/models/VP4651.yml: Protectli VP4651 model added.
...
Signed-off-by: Mateusz Maciejewski <mateusz.maciejewski@3mdeb.com >
2025-10-21 16:05:32 +02:00
Wiktor Mowinski
e810d36023
src/osfv/models/VP2445.yml: add 2445
...
Signed-off-by: Wiktor Mowinski <wiktor.mowinski@3mdeb.com >
2025-10-01 07:39:02 +02:00
Maciej Pijanowski
5e0aa2346f
pyproject.toml: bump to v0.8.2
...
Signed-off-by: Maciej Pijanowski <maciej.pijanowski@3mdeb.com >
2025-09-24 16:55:27 +02:00
Filip Gołaś
07e0ae0ec0
Merge pull request #144 from Dasharo/asrock_add
...
Asrock add
2025-09-17 08:57:42 +02:00
Filip Lewiński
0c5d21411e
osfv/models/SPC741D8-2L2T_BCM.yml: add
...
Signed-off-by: Filip Lewiński <filip.lewinski@3mdeb.com >
2025-09-12 12:52:58 +02:00
Filip Lewiński
80a200c5af
rte_robot.py: reorder models alphabetically
...
Signed-off-by: Filip Lewiński <filip.lewinski@3mdeb.com >
2025-09-11 15:15:41 +02:00
Filip Gołaś
4c9d48ba32
rte_robot.py: Add missing v560tu mapping
...
Signed-off-by: Filip Gołaś <filip.golas@3mdeb.com >
2025-09-03 12:17:07 +02:00
Filip Gołaś
8700b01ffb
rte_robot.py: rte_check_power_led: Fix typo
...
Signed-off-by: Filip Gołaś <filip.golas@3mdeb.com >
2025-09-03 12:15:01 +02:00
Filip Gołaś
63164de3f6
osfv_cli: Add missing v540tnd, v560tu, v560tnx models
...
Signed-off-by: Filip Gołaś <filip.golas@3mdeb.com >
2025-09-02 08:30:00 +02:00
Maciej Pijanowski
8050d09187
pyproject.toml: bump to v0.8.1
...
Signed-off-by: Maciej Pijanowski <maciej.pijanowski@3mdeb.com >
v0.8.1
2025-08-26 16:52:20 +02:00
Michał Żygowski
b151a20539
osfv_cli/src/osfv/rf/rte_robot.py: Add config model mapping for MZ33-AR1
...
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com >
2025-08-26 16:52:20 +02:00
Michał Żygowski
2f7829c083
osfv_cli: Add power LED polarity
...
Sometimes the polarity of the power LED may be inverted,
i.e. active low. Additional logic is needed to invert
the returned value, so that it matches the state of the
platform power.
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com >
2025-08-26 16:52:20 +02:00
Maciej Pijanowski
2750215f0b
libs/rte.py: fix write with layout
...
Signed-off-by: Maciej Pijanowski <maciej.pijanowski@3mdeb.com >
2025-08-26 16:52:20 +02:00
Maciej Pijanowski
7143ab6ff2
pyproject.toml: bump to v0.8.0
...
Signed-off-by: Maciej Pijanowski <maciej.pijanowski@3mdeb.com >
2025-08-26 16:52:19 +02:00
Maciej Pijanowski
442139e116
models/MZ33-AR1 Rev. 3.yml: add new board
...
Signed-off-by: Maciej Pijanowski <maciej.pijanowski@3mdeb.com >
2025-08-26 16:52:19 +02:00
Maciej Pijanowski
6216082a72
libs: support flash layout in model config
...
Signed-off-by: Maciej Pijanowski <maciej.pijanowski@3mdeb.com >
2025-08-26 16:52:19 +02:00