dasharo/litex
0
0
Fork 0
mirror of https://github.com/Dasharo/litex.git synced 2026-03-06 14:58:06 -08:00
Code Issues Packages Projects Releases Wiki Activity

Commit Graph

  • c0071c1ba2 Add basic clock constraint generation for QuickLogic platforms s3_fix_f4pga_toolchain Artur Kowalski 2023-10-12 18:35:33 +02:00
  • 6903f0056c Allow passing custom toolchain to QuickLogicPlatform Artur Kowalski 2023-10-12 18:34:21 +02:00
  • f2dc21ddb8 Build OpenOCD and J-Link scripts Artur Kowalski 2023-10-12 17:33:34 +02:00
  • 0c18d6a841 Fix EOS-S3 build on F4PGA Artur Kowalski 2023-10-11 18:42:20 +02:00
  • a159b78dc3 Change EOS S3 clock names Artur Kowalski 2023-10-10 18:15:16 +02:00
  • 7b05f7d25e Change EOS S3 clock names s3_fix Artur Kowalski 2023-10-10 18:15:16 +02:00
  • 5380df3994 CHANGES: Update. master Florent Kermarrec 2023-10-06 19:50:52 +02:00
  • cd8218779e soc/cores/video/VideoFramebuffer: Add VTG/DMA synchronization when DMA is enabled to simplify use. Florent Kermarrec 2023-10-06 10:10:22 +02:00
  • 98eb27df52 CHANGES: Update. Florent Kermarrec 2023-10-05 08:25:52 +02:00
  • 2d1072bd67 Merge pull request #1627 from trabucayre/CC_PLL enjoy-digital 2023-10-05 08:16:55 +02:00
  • ffc38c0e7c Merge pull request #1617 from trabucayre/colognechip enjoy-digital 2023-10-05 08:16:11 +02:00
  • 1370f503e8 build: adding colognechip toolchain Gwenhael Goavec-Merou 2022-06-13 21:24:45 +02:00
  • 5fd5195a7d soc/cores/clock: adding CologneChip CC_PLL Gwenhael Goavec-Merou 2023-03-01 08:28:39 +01:00
  • c0d3766596 build/xilinx/vivado: Add pre_optimize_commands. Florent Kermarrec 2023-10-03 17:24:01 +02:00
  • ca43b00337 build/efinix/common: adding Trion support for DifferentialOutput/DifferentialInput Gwenhael Goavec-Merou 2023-10-03 07:00:47 +02:00
  • be655f556a build/efinix/ifacewriter: fixed generate_lvds to support trion family Gwenhael Goavec-Merou 2023-10-03 06:56:16 +02:00
  • 728afdd758 build/efinix/common: DifferentialInput support Gwenhael Goavec-Merou 2023-10-02 17:32:49 +02:00
  • 73a28d2c04 build/efinix/ifacewriter: fix LVDS_TX, complete LVDS_RX Gwenhael Goavec-Merou 2023-10-02 17:32:08 +02:00
  • 97c84ebf27 build/efinix/common: adding DifferentialOutput support Gwenhael Goavec-Merou 2023-10-02 14:56:23 +02:00
  • cd1bd73a87 build/efinix/ifacewriter: adding method to generate lvds python code Gwenhael Goavec-Merou 2023-10-02 14:53:27 +02:00
  • 9842c95ef5 build/efinix/platform: adding method to get resource name based on signal Gwenhael Goavec-Merou 2023-10-02 14:45:10 +02:00
  • e8689eb1dc Merge pull request #1786 from motec-research/json2renode AndrewD 2023-09-30 12:41:58 +10:00
  • f5b7c0d88e CHANGES: Update. Florent Kermarrec 2023-09-26 13:49:19 +02:00
  • eda2221a78 Merge pull request #1789 from protech-engineering/protech enjoy-digital 2023-09-26 13:45:35 +02:00
  • a0f4c3715d Update NEORV32 to verion 1.8.9 Matteo Marzaro 2023-09-25 12:07:15 +02:00
  • 564f96c6c7 litex_json2renode: fix --bios-binary and add --opensbi-binary Andrew Dennison 2023-09-25 19:34:09 +10:00
  • 3d956af81d core/vexriscv_smp add --hardware-breakpoints INT to allow hardware breakpoint on PC Dolu1990 2023-09-20 09:10:20 +02:00
  • 7d73873741 Merge pull request #1782 from enjoy-digital/ci-dev-test enjoy-digital 2023-09-18 10:02:36 +02:00
  • e0be028753 litex_setup: Don't do repo init in dev_mode (SSH clone) if running on CI. Florent Kermarrec 2023-09-18 09:20:48 +02:00
  • 04a33c5ddb CHANGES: Update. Florent Kermarrec 2023-09-18 09:09:45 +02:00
  • 4639c7b39c Merge pull request #1776 from Dolu1990/nax-smp enjoy-digital 2023-09-18 09:05:43 +02:00
  • 8bd548d453 CHANGES.md: Start listing changes since 2023.08. Florent Kermarrec 2023-09-18 08:56:36 +02:00
  • 46d9d8c780 README: Update sponsors. Florent Kermarrec 2023-09-18 08:55:24 +02:00
  • b931499c12 build: Remove osfpga skeleton (would need feedbacks & updates). Florent Kermarrec 2023-09-18 08:46:48 +02:00
  • 351a583f1c Merge pull request #1780 from timkpaine/tkp/version enjoy-digital 2023-09-18 08:37:57 +02:00
  • 6162a6dc90 update version number to 2023.08 Tim Paine 2023-09-17 17:42:53 -04:00
  • de608ee114 ci: Switch install to --dev. Florent Kermarrec 2023-09-17 21:59:55 +02:00
  • eb54ec7402 Add Debug support for NEORV32 Giulio Girardi 2023-09-16 10:41:18 +00:00
  • 639462ce46 Merge pull request #1778 from zeldin/issue_1777 enjoy-digital 2023-09-15 13:21:38 +02:00
  • 6da1482336 gen/fhdl/verilog: Fix #1777. Marcus Comstedt 2023-09-14 17:49:44 +02:00
  • ff3318b20d Update litex_setup.py with naxriscv smp Dolu1990 2023-09-14 11:25:02 +02:00
  • a2c2c211c5 Changes.md: Release 2023.08. Florent Kermarrec 2023-09-14 10:47:37 +02:00
  • 51592df260 debug Dolu1990 2023-09-14 07:19:05 +02:00
  • e2c3a50e99 core/naxriscv allow memory less gen Dolu1990 2023-09-13 23:10:10 +02:00
  • e8ed93c571 core/naxriscv git fix attempt Dolu1990 2023-09-13 20:41:27 +02:00
  • 2e4ebc8ec3 core/naxriscv git fix attempt Dolu1990 2023-09-13 19:42:16 +02:00
  • b160507042 core/naxriscv add rvls git Dolu1990 2023-09-13 18:52:40 +02:00
  • 50b9f44d26 make naxriscv dma optional again Dolu1990 2023-09-13 16:23:39 +02:00
  • d40d76fe4e fix indent Dolu1990 2023-09-13 16:18:44 +02:00
  • 5e0b8969ee Provide a deployable naxriscv SMP Dolu1990 2023-09-13 16:16:27 +02:00
  • c16add73b4 core/vexriscv_smp add --expose-time, which add "clint_time" as output of the cpu. Dolu1990 2023-09-12 10:42:44 +02:00
  • 5d9dd1059d core/usb_ohci fix generation Dolu1990 2023-09-12 10:41:47 +02:00
  • d165418719 CHANGES.md: Update. Florent Kermarrec 2023-09-12 09:35:53 +02:00
  • bcc7e56dc6 build/efinix/common: Add EfinixClkInput/Ouptut to use then in RGMII PHYs and avoid duplicating block code. Florent Kermarrec 2023-09-12 09:30:45 +02:00
  • 412f0f59b9 build/io: Add ClkInput/Ouptut to be able to abstract Clk Input/Output primitives. Florent Kermarrec 2023-09-12 09:29:45 +02:00
  • 36ce71d59b clock/efinix: Avoid manual n parameter and handle it internally. Florent Kermarrec 2023-09-11 10:11:58 +02:00
  • 112f78bde3 cores/vexriscv_smp add risc-v official debug support via --with-privileged-debug Using https://github.com/SpinalHDL/NaxRiscv/blob/main/src/main/tcl/openocd/naxriscv_jtag_tunneled.tcl Dolu1990 2023-09-08 16:42:09 +02:00
  • 022bdf3cdc tools/litex_client: Add binary mode to read_memory and fix hex/binary prefix in dump_registers. Florent Kermarrec 2023-09-08 16:12:04 +02:00
  • 6c30cb8695 litex_setup.py: Use fixed sha1 version of Migen. Florent Kermarrec 2023-09-08 10:41:30 +02:00
  • fbae6e8e37 CHANGES.md: Update. Florent Kermarrec 2023-09-07 14:27:12 +02:00
  • e1025c610a Merge pull request #1769 from Icenowy/gw5a-pll-fix enjoy-digital 2023-09-06 09:15:42 +02:00
  • e185871267 Merge pull request #1767 from josuah/fix_radiant_platform_detection enjoy-digital 2023-09-06 09:15:01 +02:00
  • 72447a1f49 Merge remote-tracking branch 'origin/master' into nax-smp Dolu1990 2023-09-05 18:14:44 +02:00
  • 943d652362 cores/naxriscv match axi width Dolu1990 2023-09-05 18:13:27 +02:00
  • 99cb46fd3e build/efinix/ifacewriter: fix CLKOUTx_PHASE configuration for recent efinity, keep backward compatibility Gwenhael Goavec-Merou 2023-09-05 16:44:47 +02:00
  • 7afe06a60c clock/gowin_gw5a: change allowed frequency range for GW5A- prefix Icenowy Zheng 2023-09-05 16:50:49 +08:00
  • 5e4628f1fe build/lattice/radiant: fix uname() not prefixed by 'os.' Josuah Demangeon 2023-09-04 19:30:29 +02:00
  • 6c6cfeae7f Merge pull request #1763 from josuah/radiant_wsl2 enjoy-digital 2023-09-03 19:27:32 +02:00
  • 2e6ddd9dd9 build/lattice/radiant: allow use of Windows-side (.exe) radiant toolchain under WSL2 Josuah Demangeon 2023-08-08 20:39:46 +02:00
  • 8853215033 Merge pull request #1762 from motec-research/dma_fix Dolu1990 2023-09-02 08:22:40 +02:00
  • 1bb4d299a6 vexrisc_smp: fix DMA bus address_width calculation Andrew Dennison 2023-09-02 11:44:09 +10:00
  • 48ab96fd43 soc/intregation: fix cpu name in logging Andrew Dennison 2023-09-02 11:40:58 +10:00
  • 57faa9102f CHANGES: Update. Florent Kermarrec 2023-09-01 12:40:03 +02:00
  • f473261bc6 soc/dma_bus: Make SoCDMABusHandler use the Bus Standard of the DMA Bus defined in the CPU. Florent Kermarrec 2023-09-01 12:19:11 +02:00
  • db2ad78860 interconnect/wishbone: Add address_width property to make sure all interfaces (Wishbone/AXI-Lite/AXI) have it. Florent Kermarrec 2023-09-01 12:16:15 +02:00
  • 33efa09663 Merge pull request #1760 from motec-research/dts_linux_fix enjoy-digital 2023-09-01 10:46:04 +02:00
  • 058cdd646b tools/litex_json2dts_linux: fix missed sdcard_ references Richard Tucker 2023-08-10 14:19:29 +10:00
  • 14012263af Merge pull request #1758 from motec-research/spi_mmap_fix enjoy-digital 2023-09-01 08:38:53 +02:00
  • d494e30166 soc/cores/spi_mmap: Fix clock divider Radek Pesina 2023-08-11 16:52:25 +10:00
  • 405296b7fd interconnect/axi/axi_full: Fix missing switch to LiteXModule. Florent Kermarrec 2023-08-31 19:34:55 +02:00
  • 516038ce76 soc/cores/clock/efinix: don't hardcore create_clock (fix warning because clock is created after set_false_path), explicit clock name (fix warning when signal is absorbed) Gwenhael Goavec-Merou 2023-08-31 16:07:12 +02:00
  • fadf47d353 build/lattice/trellis: fix add_period_constraint signature (missing keep arg) Gwenhael Goavec-Merou 2023-08-31 16:52:48 +02:00
  • 41357aba7d xilinx/vivado: Fix issue with #1755. Florent Kermarrec 2023-08-31 16:38:50 +02:00
  • ad924a522a interconnect/stream/AsyncFIFO: Remove Efinix workaround since seems to be solved with Efinity 2023.x. Florent Kermarrec 2023-08-31 16:03:52 +02:00
  • 124e0d22c9 Merge pull request #1755 from enjoy-digital/allows_clk_name_override enjoy-digital 2023-08-31 15:57:39 +02:00
  • 46800176ae build/xx/toolchains: allows override clock naming Gwenhael Goavec-Merou 2023-08-31 14:39:34 +02:00
  • 2a7caa2696 build: all platforms: override add_period_constraint only when required Gwenhael Goavec-Merou 2023-08-31 12:29:09 +02:00
  • 3f43481eb9 build/efinix/efinity: build_timing_constraints: set_false_path is unidirectional -> add another one to -> from_ Gwenhael Goavec-Merou 2023-08-31 11:42:07 +02:00
  • a071cc343d litex/soc/integration/soc: add_etherxx: when eth_rx_clk is eth_tx_clk only apply constraints on eth_rx_clk Gwenhael Goavec-Merou 2023-08-31 11:36:24 +02:00
  • 9854c9f322 CHANGES: Update. Florent Kermarrec 2023-08-30 18:11:11 +02:00
  • ff0df100e9 build/efinix: Add get_pin (from sig) to EfinixPlatform and use it to simplify/fix IOs exclusion. Florent Kermarrec 2023-08-30 18:08:36 +02:00
  • 72590dfde3 software/libliteeth: Fix udp_set_callback warning. Florent Kermarrec 2023-08-30 17:44:00 +02:00
  • 434e2225ea software/liblitedram: Fix swap_bit warning. Florent Kermarrec 2023-08-30 17:22:57 +02:00
  • c2714df198 build/efinix/common: Add initial EfinixDDROutput/EfinixDDRInput implementation. Florent Kermarrec 2023-08-30 11:25:27 +02:00
  • c0ab4ed1c1 build/io: Allow passing clk as str on DDRInput/Output, wrap DDROutput IOs and minor ident fixes. Florent Kermarrec 2023-08-30 10:52:13 +02:00
  • 6dff371835 build/efinix/common: Simplify IO exclusion in EfinixTristateImpl and fix corner cases (ex eth_mdio that was not automatically excluded). Florent Kermarrec 2023-08-30 09:16:46 +02:00
  • 9528f89d45 CHANGES: Update. Florent Kermarrec 2023-08-29 17:15:45 +02:00
  • 85dadb827a clock/gowin_gw5a: Fix copyright. Florent Kermarrec 2023-08-29 14:25:04 +02:00
  • c122fef5ac Merge pull request #1741 from Icenowy/gw5apll enjoy-digital 2023-08-29 14:21:02 +02:00
  • 1636c0ef8d soc/cores/clock: initial GW5A support Icenowy Zheng 2023-08-10 15:32:27 +08:00