Zhang Yubing 0ebac7251a
drm/rockchip: vop2: wait dp output config take effect ...
The dp_out_en is config as take effect by vsync signal. When disable
the output, it will do some thing as follow:
1. clean dp_out_en bit in vop.
2. disable dp video stream;
3. disable dp link clk.
If it not wait clean dp_out_en bit take effect, the link clk may
disable before clean dp_out_en bit, which will cause dp fifo overflow
issue.
When enable the output, though it not has this issue, it's better to
wait set dp_out_en bit take effect to avoid the similar issue in the
future.
Change-Id: Ie088a0265e5bdef349cdd3e0dc3daebb6d9eeeff
Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com >
2024-12-20 17:09:11 +08:00
2024-06-12 11:02:55 +02:00
2024-10-25 17:51:39 +08:00
2024-05-25 16:21:34 +02:00
2024-10-25 17:51:39 +08:00
2024-10-25 17:51:39 +08:00
2024-07-11 12:47:18 +02:00
2024-10-25 17:51:39 +08:00
2024-04-13 13:05:16 +02:00
2024-07-11 12:47:10 +02:00
2024-10-25 17:51:39 +08:00
2024-12-18 09:31:44 +08:00
2024-08-17 17:42:29 +08:00
2024-04-27 17:07:14 +02:00
2024-07-05 09:31:53 +02:00
2024-10-25 17:51:39 +08:00
2024-04-13 13:04:54 +02:00
2024-12-09 17:07:36 +08:00
2024-10-31 19:12:58 +08:00
2024-12-09 17:07:25 +08:00
2024-12-17 15:01:28 +08:00
2024-10-25 17:51:39 +08:00
2024-10-25 17:51:39 +08:00
2024-05-17 11:56:16 +02:00
2024-12-11 11:34:51 +08:00
2024-06-12 11:03:39 +02:00
2024-10-25 17:51:39 +08:00
2024-12-20 17:09:11 +08:00
2024-06-21 14:36:00 +02:00
2024-12-09 16:49:37 +08:00
2024-12-18 15:47:20 +08:00
2024-05-17 11:56:08 +02:00
2024-10-25 17:51:39 +08:00
2024-05-31 19:08:48 +08:00
2024-10-25 17:51:39 +08:00
2024-10-25 17:51:39 +08:00
2024-10-25 17:51:39 +08:00
2024-12-17 10:56:12 +08:00
2024-10-25 17:51:39 +08:00
2024-12-09 16:46:36 +08:00
2024-06-12 11:03:35 +02:00
2024-11-05 18:54:46 +08:00
2024-10-25 17:51:39 +08:00
2024-08-17 17:42:29 +08:00
2024-06-12 11:03:14 +02:00
2024-08-17 17:42:29 +08:00
2024-06-16 13:41:34 +02:00
2024-12-19 16:48:21 +08:00
2024-12-20 16:04:55 +08:00
2024-12-12 19:33:42 +08:00
2024-12-12 19:40:47 +08:00
2024-12-13 17:32:23 +08:00
2024-12-09 18:08:42 +08:00
2024-12-10 19:18:35 +08:00
2024-07-11 12:47:18 +02:00
2024-03-26 18:20:49 -04:00
2024-10-25 17:51:39 +08:00
2024-12-20 11:58:03 +08:00
2024-10-25 17:51:39 +08:00
2024-08-17 17:42:29 +08:00
2024-12-10 19:06:33 +08:00
2024-10-25 17:51:39 +08:00
2024-12-18 16:43:16 +08:00
2024-12-11 10:54:01 +08:00
2024-07-11 12:47:18 +02:00
2024-12-10 19:37:07 +08:00
2024-03-26 18:20:36 -04:00
2024-06-27 13:46:19 +02:00
2024-12-12 10:40:22 +08:00
2024-12-12 19:16:47 +08:00
2024-06-21 14:35:59 +02:00
2024-12-09 18:22:05 +08:00
2024-12-10 19:58:43 +08:00
2024-09-27 15:52:33 +08:00
2024-11-21 16:58:50 +08:00
2024-07-11 12:47:10 +02:00
2024-10-25 17:51:39 +08:00
2024-05-17 11:56:20 +02:00
2024-12-18 09:31:49 +08:00
2024-06-12 11:03:34 +02:00
2024-12-10 11:23:16 +08:00
2024-06-21 14:35:55 +02:00
2024-06-12 11:03:35 +02:00
2024-05-17 11:56:07 +02:00
2024-08-17 17:42:29 +08:00
2024-11-05 19:01:09 +08:00
2024-06-21 14:35:44 +02:00
2024-10-25 17:51:39 +08:00
2024-12-13 17:28:06 +08:00
2024-05-17 11:56:08 +02:00
2024-11-27 09:22:29 +08:00
2024-07-05 09:31:48 +02:00
2024-05-17 11:56:23 +02:00
2024-04-17 11:18:27 +02:00
2024-12-17 10:53:12 +08:00
2024-06-12 11:03:30 +02:00
2024-06-12 11:03:52 +02:00
2024-10-25 17:51:39 +08:00
2024-10-25 17:51:39 +08:00
0ebac7251a