Giovanni Mascellani
|
823a8724de
|
vkd3d-shader/ir: Introduce VSIR_OP_IREM.
It is meant to compute the signed integer remainder.
|
2025-06-25 16:38:38 +02:00 |
|
Henri Verbeet
|
d219cccc99
|
vkd3d-shader/ir: Rename the VKD3DSIH_* enum elements to VSIR_OP_*.
|
2025-06-25 15:53:41 +02:00 |
|
Giovanni Mascellani
|
4a39db797b
|
vkd3d-shader/ir: Introduce VKD3DSIH_IMUL_LOW.
It is meant to compute the lower word of an integer multiplication.
|
2025-06-24 15:15:56 +02:00 |
|
Shaun Ren
|
f3dec58423
|
vkd3d-shader/hlsl: Ignore the 'groupshared' modifier for non-compute shaders.
|
2025-06-24 14:54:25 +02:00 |
|
Elizabeth Figura
|
288020bce8
|
vkd3d-shader/ir: Allocate SSA registers to temps.
|
2025-06-23 17:39:12 +02:00 |
|
Elizabeth Figura
|
5e4c61eba6
|
vkd3d-shader/ir: Introduce a stub SSA to temp allocation pass.
|
2025-06-23 17:32:59 +02:00 |
|
Giovanni Mascellani
|
6f092fb84a
|
vkd3d-shader/ir: Introduce opcode SIN.
It is meant to compute sine.
|
2025-06-19 20:32:50 +02:00 |
|
Giovanni Mascellani
|
322f2e5496
|
vkd3d-shader/ir: Introduce opcode COS.
It is meant to compute cosine, and gradually replace SINCOS, at
least from a certain point in the pipeline on.
|
2025-06-19 20:32:41 +02:00 |
|
Nikolay Sivov
|
7281f4ed39
|
vkd3d-shader/fx: Add support for tx -> text output.
Signed-off-by: Nikolay Sivov <nsivov@codeweavers.com>
|
2025-06-16 16:19:47 +02:00 |
|
Giovanni Mascellani
|
bf92190924
|
vkd3d-shader/ir: Rename VKD3D_SHADER_ERROR_VSIR_INVALID_HANDLER to VKD3D_SHADER_ERROR_VSIR_INVALID_OPCODE.
Following the way it is currently called in the code.
|
2025-06-16 16:03:07 +02:00 |
|
Henri Verbeet
|
1214359022
|
vkd3d-shader/ir: Introduce vsir_opcode_get_name().
|
2025-06-10 17:44:18 +02:00 |
|
Giovanni Mascellani
|
59fb3a7893
|
vkd3d-shader/dxil: Rewrite sm6_value_is_constant_zero() in terms of the SM6 value.
Instead of using the VSIR register.
|
2025-06-10 17:40:17 +02:00 |
|
Giovanni Mascellani
|
2e3f99e61e
|
vkd3d-shader/dxil: Rewrite sm6_value_get_constant_uint() in terms of the SM6 value.
Instead of using the VSIR register.
|
2025-06-10 17:40:17 +02:00 |
|
Elizabeth Figura
|
847c008b49
|
vkd3d-shader/ir: Split TEX into two separate vsir opcodes.
The two have the same d3dbc opcode, but have different names and different semantics.
|
2025-06-02 20:13:52 +02:00 |
|
Elizabeth Figura
|
b25362e036
|
vkd3d-shader/ir: Split TEXCOORD into two separate vsir opcodes.
The two have the same d3dbc opcode, but have different names and different semantics.
|
2025-06-02 20:12:27 +02:00 |
|
Henri Verbeet
|
7929ba9747
|
vkd3d-shader: Move vkd3d_siv_from_sysval_indexed() to hlsl_codegen.c.
|
2025-06-02 20:10:46 +02:00 |
|
Giovanni Mascellani
|
d36e37555a
|
vkd3d-shader/dxil: Generate CONSTANT values in sm6_parser_constants_init() for integer values.
|
2025-06-02 19:46:23 +02:00 |
|
Shaun Ren
|
a4e43402e5
|
vkd3d-shader/hlsl: Support void pass-through hull shader control point functions.
|
2025-05-24 21:13:00 +02:00 |
|
Shaun Ren
|
18ec4caded
|
vkd3d-shader/tpf: Read the DCL_OUTPUT_SGV instruction.
Introduce VSIR op VKD3DSIH_DCL_OUTPUT_SGV.
|
2025-05-24 20:38:36 +02:00 |
|
Giovanni Mascellani
|
922cb47a4b
|
vkd3d-shader/ir: Validate descriptor counts in vsir programs.
|
2025-04-16 15:56:59 +02:00 |
|
Giovanni Mascellani
|
01f47e00f2
|
vkd3d-shader/ir: Validate descriptor resource types in vsir programs.
|
2025-04-16 15:49:32 +02:00 |
|
Giovanni Mascellani
|
0da80c1f25
|
vkd3d-shader/ir: Validate descriptor types in vsir programs.
|
2025-04-16 15:46:20 +02:00 |
|
Giovanni Mascellani
|
0417f4f162
|
vkd3d-shader/d3d-asm: Include the program descriptors when tracing vsir code.
|
2025-04-14 21:57:15 +02:00 |
|
Henri Verbeet
|
f4e10ea9d5
|
vkd3d-shader/d3d-asm: Include the I/O signatures when tracing vsir code.
|
2025-04-14 21:55:26 +02:00 |
|
Giovanni Mascellani
|
24e61cf74e
|
vkd3d-shader: Represent resource data types as vkd3d_data_type in struct vkd3d_shader_descriptor_info1.
|
2025-04-14 21:55:26 +02:00 |
|