wine/vkd3d
0
0
Fork 0
mirror of https://gitlab.winehq.org/wine/vkd3d.git synced 2025-12-15 08:03:30 -08:00
Code Issues Packages Projects Releases Wiki Activity

vkd3d-shader/dxil: Allocate instructions directly in sm6_parser_emit_dx_compute_builtin().

Browse Source
This commit is contained in:
Giovanni Mascellani
2025-12-04 14:21:07 +01:00
committed by Henri Verbeet
parent f409b595b2
commit 9fae991877
Notes: Henri Verbeet 2025-12-10 16:12:08 +01:00 
Approved-by: Henri Verbeet (@hverbeet)
Merge-Request: https://gitlab.winehq.org/wine/vkd3d/-/merge_requests/1864
1 changed files with 19 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
libs/vkd3d-shader/dxil.c
View File

@@ -5877,12 +5877,12 @@ static void sm6_parser_emit_dx_fabs(struct sm6_parser *dxil, enum dx_intrinsic_o
vkd3d_shader_instruction_make_nop(ins); vkd3d_shader_instruction_make_nop(ins);
} }
static void sm6_parser_emit_dx_compute_builtin(struct sm6_parser *sm6, enum dx_intrinsic_opcode op, static void sm6_parser_emit_dx_compute_builtin(struct sm6_parser *dxil, enum dx_intrinsic_opcode op,
const struct sm6_value **operands, struct function_emission_state *state) const struct sm6_value **operands, struct function_emission_state *state)
{ {
unsigned int component_count = 3, component_idx = 0; unsigned int component_count = 3, component_idx = 0;
struct vkd3d_shader_instruction *ins = state->ins;
enum vkd3d_shader_register_type reg_type; enum vkd3d_shader_register_type reg_type;
struct vkd3d_shader_instruction *ins;
struct vsir_src_operand *src_param; struct vsir_src_operand *src_param;
switch (op) switch (op)
@@ -5904,17 +5904,29 @@ static void sm6_parser_emit_dx_compute_builtin(struct sm6_parser *sm6, enum dx_i
vkd3d_unreachable(); vkd3d_unreachable();
} }
sm6_parser_dcl_register_builtin(sm6, VSIR_OP_DCL_INPUT, reg_type, VSIR_DATA_U32, component_count); sm6_parser_dcl_register_builtin(dxil, VSIR_OP_DCL_INPUT, reg_type, VSIR_DATA_U32, component_count);
vsir_instruction_init(ins, &sm6->p.location, VSIR_OP_MOV);
if (!(src_param = instruction_src_params_alloc(ins, 1, sm6))) if (!(ins = sm6_parser_add_function_instruction(dxil, state)))
return; return;
state->pushed_instruction = true;
vsir_instruction_init(ins, &dxil->p.location, VSIR_OP_MOV);
if (!(src_param = instruction_src_params_alloc(ins, 1, dxil)))
{
vkd3d_shader_instruction_make_nop(ins);
return;
}
vsir_register_init(&src_param->reg, reg_type, VSIR_DATA_U32, 0); vsir_register_init(&src_param->reg, reg_type, VSIR_DATA_U32, 0);
src_param->reg.dimension = VSIR_DIMENSION_VEC4; src_param->reg.dimension = VSIR_DIMENSION_VEC4;
if (component_count > 1) if (component_count > 1)
component_idx = sm6_value_get_constant_uint(operands[0], sm6); component_idx = sm6_value_get_constant_uint(operands[0], dxil);
src_param_init_scalar(src_param, component_idx); src_param_init_scalar(src_param, component_idx);
instruction_dst_param_init_ssa_scalar(ins, 0, sm6); if (!instruction_dst_param_init_ssa_scalar(ins, 0, dxil))
vkd3d_shader_instruction_make_nop(ins);
} }
static enum vkd3d_shader_opcode sm6_dx_map_ma_op(enum dx_intrinsic_opcode op, const struct sm6_type *type) static enum vkd3d_shader_opcode sm6_dx_map_ma_op(enum dx_intrinsic_opcode op, const struct sm6_type *type)