You've already forked MicroPythonOS
mirror of
https://github.com/m5stack/MicroPythonOS.git
synced 2026-05-20 11:51:27 -07:00
Comments
This commit is contained in:
@@ -302,11 +302,11 @@ buzzer = PWM(Pin(46), freq=550, duty=0)
|
||||
# The DAC uses BCK (bit clock) on GPIO 2, while the microphone uses SCLK on GPIO 17
|
||||
# See schematics: DAC has BCK=2, WS=47, SD=16; Microphone has SCLK=17, WS=47, DIN=15
|
||||
i2s_pins = {
|
||||
# Output (DAC/speaker) pins
|
||||
# Output (DAC/speaker) config
|
||||
'sck': 2, # SCLK or BCLK - Bit Clock for DAC output (mandatory)
|
||||
'ws': 47, # Word Select / LRCLK shared between DAC and mic (mandatory)
|
||||
'sd': 16, # Serial Data OUT (speaker/DAC)
|
||||
# Input (microphone) pins
|
||||
# Input (microphone) config
|
||||
'sck_in': 17, # SCLK - Serial Clock for microphone input
|
||||
'sd_in': 15, # DIN - Serial Data IN (microphone)
|
||||
}
|
||||
|
||||
@@ -224,7 +224,7 @@ i2s_pins = {
|
||||
i2s_pins = {
|
||||
# Output (DAC/speaker) pins
|
||||
'mck': 2, # MCLK (mandatory)
|
||||
#'sck': 17, # SCLK or BCLK (optional)
|
||||
#'sck': 17, # SCLK aka BCLK (optional)
|
||||
'ws': 47, # Word Select / LRCLK shared between DAC and mic (mandatory)
|
||||
'sd': 16, # Serial Data OUT (speaker/DAC)
|
||||
}
|
||||
|
||||
@@ -11,7 +11,7 @@ Usage:
|
||||
# Create keyboard
|
||||
keyboard = MposKeyboard(parent_obj)
|
||||
keyboard.set_textarea(my_textarea)
|
||||
keyboard.align(lv.ALIGN.BOTTOM_MID, 0, 0)
|
||||
keyboard.add_flag(lv.obj.FLAG.HIDDEN) # shows up when textarea is clicked
|
||||
|
||||
"""
|
||||
|
||||
|
||||
Reference in New Issue
Block a user