m5/MicroPythonOS
0
0
Fork 0
mirror of https://github.com/m5stack/MicroPythonOS.git synced 2026-05-20 11:51:27 -07:00
Code Issues Packages Projects Releases Wiki Activity

comments

Browse Source
This commit is contained in:
Thomas Farstrike
2026-02-21 08:04:10 +01:00
parent 7367dac6c1
commit 3101594d03
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
internal_filesystem/lib/mpos/board/fri3d_2024.py
+1 -1
View File
@@ -303,9 +303,9 @@ buzzer = PWM(Pin(46), freq=550, duty=0)
# The DAC uses BCK (bit clock) on GPIO 2, while the microphone uses SCLK on GPIO 17
# See schematics: DAC has BCK=2, WS=47, SD=16; Microphone has SCLK=17, WS=47, DIN=15
i2s_pins = {
'ws': 47, # Word Select / LRCLK shared between DAC and mic (mandatory)
# Output (DAC/speaker) config
'sck': 2, # SCLK or BCLK - Bit Clock for DAC output (mandatory)
'ws': 47, # Word Select / LRCLK shared between DAC and mic (mandatory)
'sd': 16, # Serial Data OUT (speaker/DAC)
# Input (microphone) config
'sck_in': 17, # SCLK - Serial Clock for microphone input
internal_filesystem/lib/mpos/board/fri3d_2026.py
+1 -1
View File
@@ -210,7 +210,7 @@ from machine import PWM, Pin
i2s_pins = {
# Output (DAC/speaker) pins
'mck': 2, # MCLK (mandatory)
'sck': 17, # SCLK aka BCLK (optional)
'sck': 17, # SCLK aka BCLK (unclear if optional or mandatory)
'ws': 47, # Word Select / LRCLK shared between DAC and mic (mandatory)
'sd': 16, # Serial Data OUT (speaker/DAC)
}