mirror of
https://github.com/m5stack/M5Stack_MicroPython.git
synced 2026-05-20 10:14:44 -07:00
Boris Lovosevic
0de63ef395
Updated MicroPython scheduler functions Updated all affected modules esp-idf sdspi_host driver refactored Using SDCard in SPI mode and display at the same time now works Tested on M5Stack & Adafruit 2.4" TFT Featherwing Display module refactored uses (modified) esp-idf spi-master driver 16-bit color mode added low level display functions added get TP calibration constants function added Backlight on/off function added M5Stack & GENERIC display types added display initialization sequence for unknown display types can now be handled from MicroPython tpcalib frozen module updated I2C module refactored SLAVE mode added Low level I2C functions added esp-idf i2c driver modified SPI module updated UART module updated network module updated machine module: added method for reading internal ESP32 temperature sensor _thread module: status of the system tasks is now available in _thread.list() os module: SDCard mode can now be configured from MicroPython time.ticks_xx() functions now returns correct tick count after time update rtc module updated Added MPU9250 frozen module (available on M5Stack) Experimental Bluetooth support, not yet finished Experimental support for eve display modules, not yet finished License file added License information in many source files updated/added
149 lines
5.7 KiB
C
149 lines
5.7 KiB
C
/*
|
|
* This file is part of the MicroPython ESP32 project, https://github.com/loboris/MicroPython_ESP32_psRAM_LoBo
|
|
*
|
|
* The MIT License (MIT)
|
|
*
|
|
* Copyright (c) 2018 LoBo (https://github.com/loboris)
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
/*
|
|
STMPE610 Touch controller constants
|
|
*/
|
|
|
|
#ifndef _STMPE610_H
|
|
#define _STMPE610_H
|
|
|
|
#include <stdint.h>
|
|
|
|
#define STMPE610_SPI_MODE 0
|
|
|
|
// Identification registers
|
|
#define STMPE610_REG_CHP_ID 0x00 // 16-bit
|
|
#define STMPE610_REG_ID_VER 0x02
|
|
|
|
// System registers
|
|
#define STMPE610_REG_SYS_CTRL1 0x03
|
|
#define STMPE610_REG_SYS_CTRL2 0x04
|
|
#define STMPE610_REG_SPI_CFG 0x08
|
|
|
|
// Interrupt control registers
|
|
#define STMPE610_REG_INT_CTRL 0x09
|
|
#define STMPE610_REG_INT_EN 0x0A
|
|
#define STMPE610_REG_INT_STA 0x0B
|
|
#define STMPE610_REG_GPIO_INT_EN 0x0C
|
|
#define STMPE610_REG_GPIO_INT_STA 0x0D
|
|
#define STMPE610_REG_ADC_INT_EN 0x0E
|
|
#define STMPE610_REG_ADC_INT_STA 0x0F
|
|
|
|
// GPIO registers
|
|
#define STMPE610_REG_GPIO_SET_PIN 0x10
|
|
#define STMPE610_REG_GPIO_CLR_PIN 0x11
|
|
#define STMPE610_REG_GPIO_MP_STA 0x12
|
|
#define STMPE610_REG_GPIO_DIR 0x13
|
|
#define STMPE610_REG_GPIO_ED 0x14
|
|
#define STMPE610_REG_GPIO_RE 0x15
|
|
#define STMPE610_REG_GPIO_FE 0x16
|
|
#define STMPE610_REG_GPIO_AF 0x17
|
|
|
|
// ADC registers
|
|
#define STMPE610_REG_ADC_CTRL1 0x20
|
|
#define STMPE610_REG_ADC_CTRL2 0x21
|
|
#define STMPE610_REG_ADC_CAPT 0x22
|
|
#define STMPE610_REG_ADC_DATA_CH0 0x30 // 16-bit
|
|
#define STMPE610_REG_ADC_DATA_CH1 0x32 // 16-bit
|
|
#define STMPE610_REG_ADC_DATA_CH4 0x38 // 16-bit
|
|
#define STMPE610_REG_ADC_DATA_CH5 0x3A // 16-bit
|
|
#define STMPE610_REG_ADC_DATA_CH6 0x3C // 16-bit
|
|
#define STMPE610_REG_ADC_DATA_CH7 0x3E // 16-bit
|
|
|
|
// Touchscreen registers
|
|
#define STMPE610_REG_TSC_CTRL 0x40
|
|
#define STMPE610_REG_TSC_CFG 0x41
|
|
#define STMPE610_REG_WDW_TR_X 0x42 // 16-bit
|
|
#define STMPE610_REG_WDW_TR_Y 0x44 // 16-bit
|
|
#define STMPE610_REG_WDW_BL_X 0x46 // 16-bit
|
|
#define STMPE610_REG_WDW_BL_Y 0x48 // 16-bit
|
|
#define STMPE610_REG_FIFO_TH 0x4A
|
|
#define STMPE610_REG_FIFO_STA 0x4B
|
|
#define STMPE610_REG_FIFO_SIZE 0x4C
|
|
#define STMPE610_REG_TSC_DATA_X 0x4D // 16-bit
|
|
#define STMPE610_REG_TSC_DATA_Y 0x4F // 16-bit
|
|
#define STMPE610_REG_TSC_DATA_Z 0x51
|
|
#define STMPE610_REG_TSC_DATA_XYZ 0x52 // 32-bit
|
|
#define STMPE610_REG_TSC_FRACT_XYZ 0x56
|
|
#define STMPE610_REG_TSC_DATA 0x57
|
|
#define STMPE610_REG_TSC_I_DRIVE 0x58
|
|
#define STMPE610_REG_TSC_SHIELD 0x59
|
|
|
|
#define STMPE610_REG_TSC_CTRL_EN 0x01
|
|
#define STMPE610_REG_TSC_CTRL_XYZ 0x00
|
|
#define STMPE610_REG_TSC_CTRL_XY 0x02
|
|
#define STMPE610_REG_INT_EN 0x0A
|
|
#define STMPE610_REG_INT_EN_TOUCHDET 0x01
|
|
#define STMPE610_REG_INT_EN_FIFOTH 0x02
|
|
#define STMPE610_REG_INT_EN_FIFOOF 0x04
|
|
#define STMPE610_REG_INT_EN_FIFOFULL 0x08
|
|
#define STMPE610_REG_INT_EN_FIFOEMPTY 0x10
|
|
#define STMPE610_REG_INT_EN_ADC 0x40
|
|
#define STMPE610_REG_INT_EN_GPIO 0x80
|
|
#define STMPE610_REG_ADC_CTRL1_12BIT 0x08
|
|
#define STMPE610_REG_ADC_CTRL1_10BIT 0x00
|
|
#define STMPE610_REG_ADC_CTRL2_1_625MHZ 0x00
|
|
#define STMPE610_REG_ADC_CTRL2_3_25MHZ 0x01
|
|
#define STMPE610_REG_ADC_CTRL2_6_5MHZ 0x02
|
|
#define STMPE610_REG_ADC_CTRL2_1_625MHZ 0x00
|
|
#define STMPE610_REG_ADC_CTRL2_3_25MHZ 0x01
|
|
#define STMPE610_REG_ADC_CTRL2_6_5MHZ 0x02
|
|
#define STMPE610_REG_TSC_CFG_1SAMPLE 0x00
|
|
#define STMPE610_REG_TSC_CFG_2SAMPLE 0x40
|
|
#define STMPE610_REG_TSC_CFG_4SAMPLE 0x80
|
|
#define STMPE610_REG_TSC_CFG_8SAMPLE 0xC0
|
|
#define STMPE610_REG_TSC_CFG_DELAY_10US 0x00
|
|
#define STMPE610_REG_TSC_CFG_DELAY_50US 0x08
|
|
#define STMPE610_REG_TSC_CFG_DELAY_100US 0x10
|
|
#define STMPE610_REG_TSC_CFG_DELAY_500US 0x18
|
|
#define STMPE610_REG_TSC_CFG_DELAY_1MS 0x20
|
|
#define STMPE610_REG_TSC_CFG_DELAY_5MS 0x28
|
|
#define STMPE610_REG_TSC_CFG_DELAY_10MS 0x30
|
|
#define STMPE610_REG_TSC_CFG_DELAY_50MS 0x38
|
|
#define STMPE610_REG_TSC_CFG_SETTLE_10US 0x00
|
|
#define STMPE610_REG_TSC_CFG_SETTLE_100US 0x01
|
|
#define STMPE610_REG_TSC_CFG_SETTLE_500US 0x02
|
|
#define STMPE610_REG_TSC_CFG_SETTLE_1MS 0x03
|
|
#define STMPE610_REG_TSC_CFG_SETTLE_5MS 0x04
|
|
#define STMPE610_REG_TSC_CFG_SETTLE_10MS 0x05
|
|
#define STMPE610_REG_TSC_CFG_SETTLE_50MS 0x06
|
|
#define STMPE610_REG_TSC_CFG_SETTLE_100MS 0x07
|
|
#define STMPE610_REG_FIFO_STA_RESET 0x01
|
|
#define STMPE610_REG_FIFO_STA_OFLOW 0x80
|
|
#define STMPE610_REG_FIFO_STA_FULL 0x40
|
|
#define STMPE610_REG_FIFO_STA_EMPTY 0x20
|
|
#define STMPE610_REG_FIFO_STA_THTRIG 0x10
|
|
#define STMPE610_REG_TSC_I_DRIVE_20MA 0x00
|
|
#define STMPE610_REG_TSC_I_DRIVE_50MA 0x01
|
|
#define STMPE610_REG_INT_CTRL_POL_HIGH 0x04
|
|
#define STMPE610_REG_INT_CTRL_POL_LOW 0x00
|
|
#define STMPE610_REG_INT_CTRL_EDGE 0x02
|
|
#define STMPE610_REG_INT_CTRL_LEVEL 0x00
|
|
#define STMPE610_REG_INT_CTRL_ENABLE 0x01
|
|
#define STMPE610_REG_INT_CTRL_DISABLE 0x00
|
|
|
|
#endif /* _STMPE610_H */
|