linuxmsm/openocd
0
0
Fork 0
mirror of https://github.com/linux-msm/openocd.git synced 2026-02-25 13:15:07 -08:00
Code Issues Packages Projects Releases Wiki Activity
Files
240943c65a1fbfe67cf5bd6bacb72076ffb6f1ce
openocd/tcl
History
Olivier DANET 4e872a797f target/zynqmp : Add AXI AP access port 
The Xilinx Zynq UltraScale+ SoC have an "AXI-AP" access port for direct memory accesses without halting CPUs.

Change-Id: I6303331c217795657575de4759444938e775dee1
Signed-off-by: Olivier DANET <odanet@caramail.com>
Reviewed-on: http://openocd.zylin.com/6263
Reviewed-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
2021-05-22 10:12:01 +01:00
..
board
tcl: fix some minor typo
2021-05-22 10:06:26 +01:00
chip
tcl: [3/3] prepare for jimtcl 0.81 'expr' syntax change
2021-05-08 09:49:08 +01:00
cpld
xilinx-xc7: Add additional IDCODEs.
2018-10-27 14:37:43 +01:00
cpu
tcl: [1/3] prepare for jimtcl 0.81 'expr' syntax change
2021-05-08 09:48:44 +01:00
fpga
tcl: [3/3] prepare for jimtcl 0.81 'expr' syntax change
2021-05-08 09:49:08 +01:00
interface
tcl: fix some minor typo
2021-05-22 10:06:26 +01:00
target
target/zynqmp : Add AXI AP access port
2021-05-22 10:12:01 +01:00
test
tcl: [1/3] prepare for jimtcl 0.81 'expr' syntax change
2021-05-08 09:48:44 +01:00
tools
tcl: [3/3] prepare for jimtcl 0.81 'expr' syntax change
2021-05-08 09:49:08 +01:00
bitsbytes.tcl
tcl: fix some minor typo
2021-05-22 10:06:26 +01:00
mem_helper.tcl
tcl: [1/3] prepare for jimtcl 0.81 'expr' syntax change
2021-05-08 09:48:44 +01:00
memory.tcl
tcl: [3/3] prepare for jimtcl 0.81 'expr' syntax change
2021-05-08 09:49:08 +01:00
mmr_helpers.tcl
tcl: [3/3] prepare for jimtcl 0.81 'expr' syntax change
2021-05-08 09:49:08 +01:00