Merge tag 'riscv-dt-for-v7.1' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/dt

RISC-V devicetrees for v7.1

Generic:
Add binding coverage for Supm.

Microchip:
Add support for the picgx64 and its curiosity board. This is a PolarFire
SoC without the FPGA.
Add the missing tsu_clk for ptp on the macb on PolarFire SoC and resolve
a long-running problem with gpio interrupts being incorrectly described
on the platform.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

* tag 'riscv-dt-for-v7.1' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/conor/linux:
  riscv: dts: microchip: update mpfs gpio interrupts to better match the SoC
  riscv: dts: microchip: add tsu clock to macb on mpfs
  dt-bindings: riscv: Add Supm extension description
  riscv: dts: microchip: remove POLARFIRE mention in Makefile
  riscv: dts: microchip: add pic64gx and its curiosity kit
  dt-bindings: riscv: microchip: document the PIC64GX curiosity kit
  dt-bindings: timer: sifive,clint: add pic64gx compatibility
  riscv: dts: microchip: add pinctrl nodes for mpfs/icicle kit

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
Krzysztof Kozlowski
2026-04-11 10:29:22 +02:00
17 changed files with 1499 additions and 66 deletions
@@ -262,6 +262,23 @@ properties:
ratified in RISC-V Profiles Version 1.0, with commit b1d806605f87
("Updated to ratified state.")
- const: supm
description: |
The standard Supm extension for pointer masking support in user
mode (U-mode) as ratified at commit d70011dde6c2 ("Update to
ratified state") of riscv-j-extension.
Supm represents a combination of underlying hardware capability
(Smnpm or Ssnpm), U-mode consumer privilege level, and M/S-mode
software configuration that enables pointer masking for U-mode.
DO NOT include this property in device trees targeting privileged
system software (S-mode or M-mode).
This property is only appropriate in device trees provided to
U-mode software where the next-higher-privilege-mode supports
Smnpm or Ssnpm and enables it for U-mode.
- const: svade
description: |
The standard Svade supervisor-level extension for SW-managed PTE A/D
@@ -907,6 +924,16 @@ properties:
then:
contains:
const: b
# Supm depends on Smnpm or Ssnpm
- if:
contains:
const: supm
then:
oneOf:
- contains:
const: smnpm
- contains:
const: ssnpm
# Za64rs and Ziccrse depend on Zalrsc or A
- if:
contains:
@@ -4,14 +4,14 @@
$id: http://devicetree.org/schemas/riscv/microchip.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Microchip PolarFire SoC-based boards
title: Microchip SoC-based boards
maintainers:
- Conor Dooley <conor.dooley@microchip.com>
- Daire McNamara <daire.mcnamara@microchip.com>
description:
Microchip PolarFire SoC-based boards
Microchip SoC-based boards
properties:
$nodename:
@@ -46,6 +46,9 @@ properties:
- microchip,mpfs-sev-kit
- sundance,polarberry
- const: microchip,mpfs
- items:
- const: microchip,pic64gx-curiosity-kit
- const: microchip,pic64gx
additionalProperties: true
@@ -31,6 +31,7 @@ properties:
- enum:
- canaan,k210-clint # Canaan Kendryte K210
- eswin,eic7700-clint # ESWIN EIC7700
- microchip,pic64gx-clint # Microchip PIC64GX
- sifive,fu540-c000-clint # SiFive FU540
- spacemit,k1-clint # SpacemiT K1
- spacemit,k3-clint # SpacemiT K3
+9 -8
View File
@@ -1,9 +1,10 @@
# SPDX-License-Identifier: GPL-2.0
dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-beaglev-fire.dtb
dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-disco-kit.dtb
dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-icicle-kit.dtb
dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-icicle-kit-prod.dtb
dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-m100pfsevp.dtb
dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-polarberry.dtb
dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-sev-kit.dtb
dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) += mpfs-tysom-m.dtb
dtb-$(CONFIG_ARCH_MICROCHIP) += mpfs-beaglev-fire.dtb
dtb-$(CONFIG_ARCH_MICROCHIP) += mpfs-disco-kit.dtb
dtb-$(CONFIG_ARCH_MICROCHIP) += mpfs-icicle-kit.dtb
dtb-$(CONFIG_ARCH_MICROCHIP) += mpfs-icicle-kit-prod.dtb
dtb-$(CONFIG_ARCH_MICROCHIP) += mpfs-m100pfsevp.dtb
dtb-$(CONFIG_ARCH_MICROCHIP) += mpfs-polarberry.dtb
dtb-$(CONFIG_ARCH_MICROCHIP) += mpfs-sev-kit.dtb
dtb-$(CONFIG_ARCH_MICROCHIP) += mpfs-tysom-m.dtb
dtb-$(CONFIG_ARCH_MICROCHIP) += pic64gx-curiosity-kit.dtb
@@ -164,6 +164,35 @@
};
};
&irqmux {
interrupt-map = <0 &plic 13>, <1 &plic 14>, <2 &plic 15>,
<3 &plic 16>, <4 &plic 17>, <5 &plic 18>,
<6 &plic 19>, <7 &plic 20>, <8 &plic 21>,
<9 &plic 22>, <10 &plic 23>, <11 &plic 24>,
<12 &plic 25>, <13 &plic 26>,
<32 &plic 27>, <33 &plic 28>, <34 &plic 29>,
<35 &plic 30>, <36 &plic 31>, <37 &plic 32>,
<38 &plic 33>, <39 &plic 34>, <40 &plic 35>,
<41 &plic 36>, <42 &plic 37>, <43 &plic 38>,
<44 &plic 39>, <45 &plic 40>, <46 &plic 41>,
<47 &plic 42>, <48 &plic 43>, <49 &plic 44>,
<50 &plic 45>, <51 &plic 46>, <52 &plic 47>,
<53 &plic 48>, <54 &plic 49>, <55 &plic 50>,
<64 &plic 53>, <65 &plic 53>, <66 &plic 53>,
<67 &plic 53>, <68 &plic 53>, <69 &plic 53>,
<70 &plic 53>, <71 &plic 53>, <72 &plic 53>,
<73 &plic 53>, <74 &plic 53>, <75 &plic 53>,
<76 &plic 53>, <77 &plic 53>, <78 &plic 53>,
<79 &plic 53>, <80 &plic 53>, <81 &plic 53>,
<82 &plic 53>, <83 &plic 53>, <84 &plic 53>,
<85 &plic 53>, <86 &plic 53>, <87 &plic 53>,
<88 &plic 53>, <89 &plic 53>, <90 &plic 53>,
<91 &plic 53>, <92 &plic 53>, <93 &plic 53>,
<94 &plic 53>, <95 &plic 53>;
};
&mac0 {
status = "okay";
phy-mode = "sgmii";
@@ -97,24 +97,10 @@
};
&gpio1 {
interrupts = <27>, <28>, <29>, <30>,
<31>, <32>, <33>, <47>,
<35>, <36>, <37>, <38>,
<39>, <40>, <41>, <42>,
<43>, <44>, <45>, <46>,
<47>, <48>, <49>, <50>;
status = "okay";
};
&gpio2 {
interrupts = <53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>;
status = "okay";
};
@@ -130,6 +116,35 @@
status = "okay";
};
&irqmux {
interrupt-map = <0 &plic 13>, <1 &plic 14>, <2 &plic 15>,
<3 &plic 16>, <4 &plic 17>, <5 &plic 18>,
<6 &plic 19>, <7 &plic 20>, <8 &plic 21>,
<9 &plic 22>, <10 &plic 23>, <11 &plic 24>,
<12 &plic 25>, <13 &plic 26>,
<32 &plic 27>, <33 &plic 28>, <34 &plic 29>,
<35 &plic 30>, <36 &plic 31>, <37 &plic 32>,
<38 &plic 33>, <39 &plic 34>, <40 &plic 35>,
<41 &plic 36>, <42 &plic 37>, <43 &plic 38>,
<44 &plic 39>, <45 &plic 40>, <46 &plic 41>,
<47 &plic 42>, <48 &plic 43>, <49 &plic 44>,
<50 &plic 45>, <51 &plic 46>, <52 &plic 47>,
<53 &plic 48>, <54 &plic 49>, <55 &plic 50>,
<64 &plic 53>, <65 &plic 53>, <66 &plic 53>,
<67 &plic 53>, <68 &plic 53>, <69 &plic 53>,
<70 &plic 53>, <71 &plic 53>, <72 &plic 53>,
<73 &plic 53>, <74 &plic 53>, <75 &plic 53>,
<76 &plic 53>, <77 &plic 53>, <78 &plic 53>,
<79 &plic 53>, <80 &plic 53>, <81 &plic 53>,
<82 &plic 53>, <83 &plic 53>, <84 &plic 53>,
<85 &plic 53>, <86 &plic 53>, <87 &plic 53>,
<88 &plic 53>, <89 &plic 53>, <90 &plic 53>,
<91 &plic 53>, <92 &plic 53>, <93 &plic 53>,
<94 &plic 53>, <95 &plic 53>;
};
&mac0 {
phy-mode = "sgmii";
phy-handle = <&phy0>;
@@ -3,7 +3,6 @@
/dts-v1/;
#include "mpfs.dtsi"
#include "mpfs-icicle-kit-fabric.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
@@ -77,14 +76,6 @@
};
&gpio2 {
interrupts = <53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>;
status = "okay";
};
@@ -136,6 +127,35 @@
status = "okay";
};
&irqmux {
interrupt-map = <0 &plic 13>, <1 &plic 14>, <2 &plic 15>,
<3 &plic 16>, <4 &plic 17>, <5 &plic 18>,
<6 &plic 19>, <7 &plic 20>, <8 &plic 21>,
<9 &plic 22>, <10 &plic 23>, <11 &plic 24>,
<12 &plic 25>, <13 &plic 26>,
<32 &plic 27>, <33 &plic 28>, <34 &plic 29>,
<35 &plic 30>, <36 &plic 31>, <37 &plic 32>,
<38 &plic 33>, <39 &plic 34>, <40 &plic 35>,
<41 &plic 36>, <42 &plic 37>, <43 &plic 38>,
<44 &plic 39>, <45 &plic 40>, <46 &plic 41>,
<47 &plic 42>, <48 &plic 43>, <49 &plic 44>,
<50 &plic 45>, <51 &plic 46>, <52 &plic 47>,
<53 &plic 48>, <54 &plic 49>, <55 &plic 50>,
<64 &plic 53>, <65 &plic 53>, <66 &plic 53>,
<67 &plic 53>, <68 &plic 53>, <69 &plic 53>,
<70 &plic 53>, <71 &plic 53>, <72 &plic 53>,
<73 &plic 53>, <74 &plic 53>, <75 &plic 53>,
<76 &plic 53>, <77 &plic 53>, <78 &plic 53>,
<79 &plic 53>, <80 &plic 53>, <81 &plic 53>,
<82 &plic 53>, <83 &plic 53>, <84 &plic 53>,
<85 &plic 53>, <86 &plic 53>, <87 &plic 53>,
<88 &plic 53>, <89 &plic 53>, <90 &plic 53>,
<91 &plic 53>, <92 &plic 53>, <93 &plic 53>,
<94 &plic 53>, <95 &plic 53>;
};
&mac0 {
phy-mode = "sgmii";
phy-handle = <&phy0>;
@@ -1,6 +1,9 @@
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 2020-2021 Microchip Technology Inc */
#include "mpfs.dtsi"
#include "mpfs-pinctrl.dtsi"
/ {
core_pwm0: pwm@40000000 {
compatible = "microchip,corepwm-rtl-v4";
@@ -80,6 +83,16 @@
};
};
&can0 {
pinctrl-names = "default";
pinctrl-0 = <&can0_fabric>;
};
&can1 {
pinctrl-names = "default";
pinctrl-0 = <&ikrd_can1_cfg>;
};
&ccc_nw {
clocks = <&refclk_ccc>, <&refclk_ccc>, <&refclk_ccc>, <&refclk_ccc>,
<&refclk_ccc>, <&refclk_ccc>;
@@ -87,3 +100,53 @@
"dll0_ref", "dll1_ref";
status = "okay";
};
&i2c0 {
pinctrl-names = "default";
pinctrl-0 = <&i2c0_fabric>;
};
&i2c1 {
pinctrl-names = "default";
pinctrl-0 = <&i2c1_mssio>;
};
&mmuart1 {
pinctrl-names = "default";
pinctrl-0 = <&uart1_fabric>;
};
&mmuart2 {
pinctrl-names = "default";
pinctrl-0 = <&uart2_fabric>;
};
&mmuart3 {
pinctrl-names = "default";
pinctrl-0 = <&uart3_fabric>;
};
&mmuart4 {
pinctrl-names = "default";
pinctrl-0 = <&uart4_fabric>;
};
&mssio {
pinctrl-names = "default";
pinctrl-0 = <&spi1_mssio>, <&can1_mssio>, <&mdio0_mssio>, <&mdio1_mssio>;
};
&qspi {
pinctrl-names = "default";
pinctrl-0 = <&qspi_fabric>;
};
&spi0 {
pinctrl-names = "default";
pinctrl-0 = <&spi0_fabric>;
};
&spi1 {
pinctrl-names = "default";
pinctrl-0 = <&ikrd_spi1_cfg>;
};
@@ -52,11 +52,36 @@
status = "okay";
};
&irqmux {
interrupt-map = <0 &plic 13>, <1 &plic 14>, <2 &plic 15>,
<3 &plic 16>, <4 &plic 17>, <5 &plic 18>,
<6 &plic 19>, <7 &plic 20>, <8 &plic 21>,
<9 &plic 22>, <10 &plic 23>, <11 &plic 24>,
<12 &plic 25>, <13 &plic 26>,
<32 &plic 27>, <33 &plic 28>, <34 &plic 29>,
<35 &plic 30>, <36 &plic 31>, <37 &plic 32>,
<38 &plic 33>, <39 &plic 34>, <40 &plic 35>,
<41 &plic 36>, <42 &plic 37>, <43 &plic 38>,
<44 &plic 39>, <45 &plic 40>, <46 &plic 41>,
<47 &plic 42>, <48 &plic 43>, <49 &plic 44>,
<50 &plic 45>, <51 &plic 46>, <52 &plic 47>,
<53 &plic 48>, <54 &plic 49>, <55 &plic 50>,
<64 &plic 53>, <65 &plic 53>, <66 &plic 53>,
<67 &plic 53>, <68 &plic 53>, <69 &plic 53>,
<70 &plic 53>, <71 &plic 53>, <72 &plic 53>,
<73 &plic 53>, <74 &plic 53>, <75 &plic 53>,
<76 &plic 53>, <77 &plic 53>, <78 &plic 53>,
<79 &plic 53>, <80 &plic 53>, <81 &plic 53>,
<82 &plic 53>, <83 &plic 53>, <84 &plic 53>,
<85 &plic 53>, <86 &plic 53>, <87 &plic 53>,
<88 &plic 53>, <89 &plic 53>, <90 &plic 53>,
<91 &plic 53>, <92 &plic 53>, <93 &plic 53>,
<94 &plic 53>, <95 &plic 53>;
};
&gpio0 {
interrupts = <13>, <14>, <15>, <16>,
<17>, <18>, <19>, <20>,
<21>, <22>, <23>, <24>,
<25>, <26>;
ngpios = <14>;
status = "okay";
@@ -75,14 +100,6 @@
};
&gpio2 {
interrupts = <13>, <14>, <15>, <16>,
<17>, <18>, <19>, <20>,
<21>, <22>, <23>, <24>,
<25>, <26>, <27>, <28>,
<29>, <30>, <31>, <32>,
<33>, <34>, <35>, <36>,
<37>, <38>, <39>, <40>,
<41>, <42>, <43>, <44>;
status = "okay";
};
@@ -0,0 +1,167 @@
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
&iomux0 {
spi0_fabric: mux-spi0-fabric {
function = "spi0";
groups = "spi0_fabric";
};
spi0_mssio: mux-spi0-mssio {
function = "spi0";
groups = "spi0_mssio";
};
spi1_fabric: mux-spi1-fabric {
function = "spi1";
groups = "spi1_fabric";
};
spi1_mssio: mux-spi1-mssio {
function = "spi1";
groups = "spi1_mssio";
};
i2c0_fabric: mux-i2c0-fabric {
function = "i2c0";
groups = "i2c0_fabric";
};
i2c0_mssio: mux-i2c0-mssio {
function = "i2c0";
groups = "i2c0_mssio";
};
i2c1_fabric: mux-i2c1-fabric {
function = "i2c1";
groups = "i2c1_fabric";
};
i2c1_mssio: mux-i2c1-mssio {
function = "i2c1";
groups = "i2c1_mssio";
};
can0_fabric: mux-can0-fabric {
function = "can0";
groups = "can0_fabric";
};
can0_mssio: mux-can0-mssio {
function = "can0";
groups = "can0_mssio";
};
can1_fabric: mux-can1-fabric {
function = "can1";
groups = "can1_fabric";
};
can1_mssio: mux-can1-mssio {
function = "can1";
groups = "can1_mssio";
};
qspi_fabric: mux-qspi-fabric {
function = "qspi";
groups = "qspi_fabric";
};
qspi_mssio: mux-qspi-mssio {
function = "qspi";
groups = "qspi_mssio";
};
uart0_fabric: mux-uart0-fabric {
function = "uart0";
groups = "uart0_fabric";
};
uart0_mssio: mux-uart0-mssio {
function = "uart0";
groups = "uart0_mssio";
};
uart1_fabric: mux-uart1-fabric {
function = "uart1";
groups = "uart1_fabric";
};
uart1_mssio: mux-uart1-mssio {
function = "uart1";
groups = "uart1_mssio";
};
uart2_fabric: mux-uart2-fabric {
function = "uart2";
groups = "uart2_fabric";
};
uart2_mssio: mux-uart2-mssio {
function = "uart2";
groups = "uart2_mssio";
};
uart3_fabric: mux-uart3-fabric {
function = "uart3";
groups = "uart3_fabric";
};
uart3_mssio: mux-uart3-mssio {
function = "uart3";
groups = "uart3_mssio";
};
uart4_fabric: mux-uart4-fabric {
function = "uart4";
groups = "uart4_fabric";
};
uart4_mssio: mux-uart4-mssio {
function = "uart4";
groups = "uart4_mssio";
};
mdio0_fabric: mux-mdio0-fabric {
function = "mdio0";
groups = "mdio0_fabric";
};
mdio0_mssio: mux-mdio0-mssio {
function = "mdio0";
groups = "mdio0_mssio";
};
mdio1_fabric: mux-mdio1-fabric {
function = "mdio1";
groups = "mdio1_fabric";
};
mdio1_mssio: mux-mdio1-mssio {
function = "mdio1";
groups = "mdio1_mssio";
};
};
&mssio {
ikrd_can1_cfg: ikrd-can1-cfg {
can1-pins {
pins = <34>, <35>, <36>;
function = "can";
bias-pull-up;
drive-strength = <8>;
power-source = <3300000>;
microchip,ibufmd = <0x1>;
};
};
ikrd_spi1_cfg: ikrd-spi1-cfg {
spi1-pins {
pins = <30>, <31>, <32>, <33>;
function = "spi";
bias-pull-up;
drive-strength = <8>;
power-source = <3300000>;
microchip,ibufmd = <0x1>;
};
};
};
@@ -30,6 +30,35 @@
};
};
&irqmux {
interrupt-map = <0 &plic 13>, <1 &plic 14>, <2 &plic 15>,
<3 &plic 16>, <4 &plic 17>, <5 &plic 18>,
<6 &plic 19>, <7 &plic 20>, <8 &plic 21>,
<9 &plic 22>, <10 &plic 23>, <11 &plic 24>,
<12 &plic 25>, <13 &plic 26>,
<32 &plic 27>, <33 &plic 28>, <34 &plic 29>,
<35 &plic 30>, <36 &plic 31>, <37 &plic 32>,
<38 &plic 33>, <39 &plic 34>, <40 &plic 35>,
<41 &plic 36>, <42 &plic 37>, <43 &plic 38>,
<44 &plic 39>, <45 &plic 40>, <46 &plic 41>,
<47 &plic 42>, <48 &plic 43>, <49 &plic 44>,
<50 &plic 45>, <51 &plic 46>, <52 &plic 47>,
<53 &plic 48>, <54 &plic 49>, <55 &plic 50>,
<64 &plic 53>, <65 &plic 53>, <66 &plic 53>,
<67 &plic 53>, <68 &plic 53>, <69 &plic 53>,
<70 &plic 53>, <71 &plic 53>, <72 &plic 53>,
<73 &plic 53>, <74 &plic 53>, <75 &plic 53>,
<76 &plic 53>, <77 &plic 53>, <78 &plic 53>,
<79 &plic 53>, <80 &plic 53>, <81 &plic 53>,
<82 &plic 53>, <83 &plic 53>, <84 &plic 53>,
<85 &plic 53>, <86 &plic 53>, <87 &plic 53>,
<88 &plic 53>, <89 &plic 53>, <90 &plic 53>,
<91 &plic 53>, <92 &plic 53>, <93 &plic 53>,
<94 &plic 53>, <95 &plic 53>;
};
/*
* phy0 is connected to mac0, but the port itself is on the (optional) carrier
* board.
+29 -8
View File
@@ -56,15 +56,36 @@
status = "okay";
};
&irqmux {
interrupt-map = <0 &plic 13>, <1 &plic 14>, <2 &plic 15>,
<3 &plic 16>, <4 &plic 17>, <5 &plic 18>,
<6 &plic 19>, <7 &plic 20>, <8 &plic 21>,
<9 &plic 22>, <10 &plic 23>, <11 &plic 24>,
<12 &plic 25>, <13 &plic 26>,
<32 &plic 27>, <33 &plic 28>, <34 &plic 29>,
<35 &plic 30>, <36 &plic 31>, <37 &plic 32>,
<38 &plic 33>, <39 &plic 34>, <40 &plic 35>,
<41 &plic 36>, <42 &plic 37>, <43 &plic 38>,
<44 &plic 39>, <45 &plic 40>, <46 &plic 41>,
<47 &plic 42>, <48 &plic 43>, <49 &plic 44>,
<50 &plic 45>, <51 &plic 46>, <52 &plic 47>,
<53 &plic 48>, <54 &plic 49>, <55 &plic 50>,
<64 &plic 53>, <65 &plic 53>, <66 &plic 53>,
<67 &plic 53>, <68 &plic 53>, <69 &plic 53>,
<70 &plic 53>, <71 &plic 53>, <72 &plic 53>,
<73 &plic 53>, <74 &plic 53>, <75 &plic 53>,
<76 &plic 53>, <77 &plic 53>, <78 &plic 53>,
<79 &plic 53>, <80 &plic 53>, <81 &plic 53>,
<82 &plic 53>, <83 &plic 53>, <84 &plic 53>,
<85 &plic 53>, <86 &plic 53>, <87 &plic 53>,
<88 &plic 53>, <89 &plic 53>, <90 &plic 53>,
<91 &plic 53>, <92 &plic 53>, <93 &plic 53>,
<94 &plic 53>, <95 &plic 53>;
};
&gpio2 {
interrupts = <53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>;
status = "okay";
};
+29 -6
View File
@@ -69,13 +69,36 @@
};
};
&irqmux {
interrupt-map = <0 &plic 13>, <1 &plic 14>, <2 &plic 15>,
<3 &plic 16>, <4 &plic 17>, <5 &plic 18>,
<6 &plic 19>, <7 &plic 20>, <8 &plic 21>,
<9 &plic 22>, <10 &plic 23>, <11 &plic 24>,
<12 &plic 25>, <13 &plic 26>,
<32 &plic 27>, <33 &plic 28>, <34 &plic 29>,
<35 &plic 30>, <36 &plic 31>, <37 &plic 32>,
<38 &plic 33>, <39 &plic 34>, <40 &plic 35>,
<41 &plic 36>, <42 &plic 37>, <43 &plic 38>,
<44 &plic 39>, <45 &plic 40>, <46 &plic 41>,
<47 &plic 42>, <48 &plic 43>, <49 &plic 44>,
<50 &plic 45>, <51 &plic 46>, <52 &plic 47>,
<53 &plic 48>, <54 &plic 49>, <55 &plic 50>,
<64 &plic 53>, <65 &plic 53>, <66 &plic 53>,
<67 &plic 53>, <68 &plic 53>, <69 &plic 53>,
<70 &plic 53>, <71 &plic 53>, <72 &plic 53>,
<73 &plic 53>, <74 &plic 53>, <75 &plic 53>,
<76 &plic 53>, <77 &plic 53>, <78 &plic 53>,
<79 &plic 53>, <80 &plic 53>, <81 &plic 53>,
<82 &plic 53>, <83 &plic 53>, <84 &plic 53>,
<85 &plic 53>, <86 &plic 53>, <87 &plic 53>,
<88 &plic 53>, <89 &plic 53>, <90 &plic 53>,
<91 &plic 53>, <92 &plic 53>, <93 &plic 53>,
<94 &plic 53>, <95 &plic 53>;
};
&gpio1 {
interrupts = <27>, <28>, <29>, <30>,
<31>, <32>, <33>, <47>,
<35>, <36>, <37>, <38>,
<39>, <40>, <41>, <42>,
<43>, <44>, <45>, <46>,
<47>, <48>, <49>, <50>;
status = "okay";
};
+52 -7
View File
@@ -254,7 +254,31 @@
mss_top_sysreg: syscon@20002000 {
compatible = "microchip,mpfs-mss-top-sysreg", "syscon", "simple-mfd";
reg = <0x0 0x20002000 0x0 0x1000>;
#address-cells = <1>;
#size-cells = <1>;
#reset-cells = <1>;
irqmux: interrupt-controller@54 {
compatible = "microchip,mpfs-irqmux";
reg = <0x54 0x4>;
#address-cells = <0>;
#interrupt-cells = <1>;
interrupt-map-mask = <0x7f>;
};
iomux0: pinctrl@200 {
compatible = "microchip,mpfs-pinctrl-iomux0";
reg = <0x200 0x4>;
pinctrl-use-default;
};
mssio: pinctrl@204 {
compatible = "microchip,mpfs-pinctrl-mssio";
reg = <0x204 0x7c>;
/* on icicle ref design at least */
pinctrl-use-default;
};
};
sysreg_scb: syscon@20003000 {
@@ -448,8 +472,8 @@
interrupt-parent = <&plic>;
interrupts = <64>, <65>, <66>, <67>, <68>, <69>;
local-mac-address = [00 00 00 00 00 00];
clocks = <&clkcfg CLK_MAC0>, <&clkcfg CLK_AHB>;
clock-names = "pclk", "hclk";
clocks = <&clkcfg CLK_MAC0>, <&clkcfg CLK_AHB>, <&refclk>;
clock-names = "pclk", "hclk", "tsu_clk";
resets = <&mss_top_sysreg CLK_MAC0>;
status = "disabled";
};
@@ -462,8 +486,8 @@
interrupt-parent = <&plic>;
interrupts = <70>, <71>, <72>, <73>, <74>, <75>;
local-mac-address = [00 00 00 00 00 00];
clocks = <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>;
clock-names = "pclk", "hclk";
clocks = <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>, <&refclk>;
clock-names = "pclk", "hclk", "tsu_clk";
resets = <&mss_top_sysreg CLK_MAC1>;
status = "disabled";
};
@@ -471,36 +495,57 @@
gpio0: gpio@20120000 {
compatible = "microchip,mpfs-gpio";
reg = <0x0 0x20120000 0x0 0x1000>;
interrupt-parent = <&plic>;
interrupt-parent = <&irqmux>;
interrupt-controller;
#interrupt-cells = <1>;
interrupts = <0>, <1>, <2>, <3>,
<4>, <5>, <6>, <7>,
<8>, <9>, <10>, <11>,
<12>, <13>;
clocks = <&clkcfg CLK_GPIO0>;
gpio-controller;
#gpio-cells = <2>;
ngpios = <14>;
status = "disabled";
};
gpio1: gpio@20121000 {
compatible = "microchip,mpfs-gpio";
reg = <0x0 0x20121000 0x0 0x1000>;
interrupt-parent = <&plic>;
interrupt-parent = <&irqmux>;
interrupt-controller;
#interrupt-cells = <1>;
interrupts = <32>, <33>, <34>, <35>,
<36>, <37>, <38>, <39>,
<40>, <41>, <42>, <43>,
<44>, <45>, <46>, <47>,
<48>, <49>, <50>, <51>,
<52>, <53>, <54>, <55>;
clocks = <&clkcfg CLK_GPIO1>;
gpio-controller;
#gpio-cells = <2>;
ngpios = <24>;
status = "disabled";
};
gpio2: gpio@20122000 {
compatible = "microchip,mpfs-gpio";
reg = <0x0 0x20122000 0x0 0x1000>;
interrupt-parent = <&plic>;
interrupt-parent = <&irqmux>;
interrupt-controller;
#interrupt-cells = <1>;
interrupts = <64>, <65>, <66>, <67>,
<68>, <69>, <70>, <71>,
<72>, <73>, <74>, <75>,
<76>, <77>, <78>, <79>,
<80>, <81>, <82>, <83>,
<84>, <85>, <86>, <87>,
<88>, <89>, <90>, <91>,
<92>, <93>, <94>, <95>;
clocks = <&clkcfg CLK_GPIO2>;
gpio-controller;
#gpio-cells = <2>;
ngpios = <32>;
status = "disabled";
};
@@ -0,0 +1,165 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Device Tree Source for the PIC64GX Curiosity Kit
*
* Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
*
* Author: Pierre-Henry Moussay <pierre-henry.moussay@microchip.com>
*
* The Curiosity-GX10000 (PIC64GX SoC Curiosity Kit) is a compact SoC
* prototyping board featuring a Microchip PIC64GX SoC
* PIC64GX-1000. Features include:
* - 1 GB DDR4 SDRAM
* - Gigabit Ethernet
* - microSD-card slot
*
* https://www.microchip.com/en-us/development-tool/curiosity-pic64gx1000-kit-es
*/
/dts-v1/;
#include "pic64gx.dtsi"
#include "pic64gx-pinctrl.dtsi"
/* Clock frequency (in Hz) of the rtcclk */
#define RTCCLK_FREQ 1000000
/ {
#address-cells = <2>;
#size-cells = <2>;
model = "Microchip PIC64GX Curiosity Kit";
compatible = "microchip,pic64gx-curiosity-kit", "microchip,pic64gx";
aliases {
ethernet0 = &mac0;
serial1 = &mmuart1;
serial2 = &mmuart2;
};
chosen {
stdout-path = "serial1:115200n8";
};
cpus {
timebase-frequency = <RTCCLK_FREQ>;
};
memory@80000000 {
device_type = "memory";
reg = <0x0 0x80000000 0x0 0x40000000>;
};
reserved-memory {
#address-cells = <2>;
#size-cells = <2>;
ranges;
hss: hss-buffer@bfc00000 {
compatible = "shared-dma-pool";
reg = <0x0 0xbfc00000 0x0 0x400000>;
no-map;
};
};
};
&gpio0 {
interrupts = <13>, <14>, <15>, <16>,
<17>, <18>, <19>, <20>,
<21>, <22>, <23>, <24>,
<25>, <26>;
status ="okay";
gpio-line-names =
"", "", "", "", "", "", "", "",
"", "", "", "", "MIPI_CAM_RESET", "MIPI_CAM_STANDBY";
};
&gpio1 {
interrupts = <27>, <28>, <29>, <30>,
<31>, <32>, <33>, <34>,
<35>, <36>, <37>, <38>,
<39>, <40>, <41>, <42>,
<43>, <44>, <45>, <46>,
<47>, <48>, <49>, <50>;
status ="okay";
gpio-line-names =
"", "", "LED1", "LED2", "LED3", "LED4", "LED5", "LED6",
"LED7", "LED8", "", "", "", "", "", "",
"", "", "", "", "HDMI_HPD", "", "", "GPIO_1_23";
};
&gpio2 {
interrupts = <53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>,
<53>, <53>, <53>, <53>;
pinctrl-names = "default";
pinctrl-0 = <&mdio1_gpio>, <&spi0_gpio>, <&can0_gpio>, <&pcie_gpio>,
<&qspi_gpio>, <&uart3_gpio>, <&uart4_gpio>, <&can1_gpio>;
status ="okay";
gpio-line-names =
"", "", "", "", "", "", "SWITCH2", "USR_IO12",
"DIP1", "DIP2", "", "DIP3", "USR_IO1", "USR_IO2", "USR_IO7", "USR_IO8",
"USR_IO3", "USR_IO4", "USR_IO5", "USR_IO6", "", "", "USR_IO9", "USR_IO10",
"DIP4", "USR_IO11", "", "", "SWITCH1", "", "", "";
};
&mac0 {
status = "okay";
phy-mode = "sgmii";
phy-handle = <&phy0>;
pinctrl-names = "default";
pinctrl-0 = <&mdio0_default>;
phy0: ethernet-phy@b {
reg = <0xb>;
};
};
&mbox {
status = "okay";
};
&i2c0 {
status = "okay";
};
&i2c1 {
status = "okay";
};
&mmc {
bus-width = <4>;
disable-wp;
cap-sd-highspeed;
cap-mmc-highspeed;
sdhci-caps-mask = <0x00000007 0x00000000>;
status = "okay";
};
&mmuart1 {
pinctrl-names = "default";
pinctrl-0 = <&uart1_fio>;
status = "okay";
};
&mmuart2 {
pinctrl-names = "default";
pinctrl-0 = <&uart2_default>;
status = "okay";
};
&refclk {
clock-frequency = <125000000>;
};
&rtc {
status = "okay";
};
&syscontroller {
status = "okay";
};
@@ -0,0 +1,177 @@
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
&iomux0 {
spi0_fio: mux-spi0-fabric {
function = "spi0";
groups = "spi0_fabric";
};
spi1_mssio: mux-spi1-mssio {
function = "spi1";
groups = "spi1_mssio";
};
i2c0_mssio: mux-i2c0-mssio {
function = "i2c0";
groups = "i2c0_mssio";
};
i2c1_mssio: mux-i2c1-mssio {
function = "i2c1";
groups = "i2c1_mssio";
};
can0_fio: mux-can0-fabric {
function = "can0";
groups = "can0_fabric";
};
can1_fio: mux-can1-fabric {
function = "can1";
groups = "can1_fabric";
};
qspi_fio: mux-qspi-fabric {
function = "qspi";
groups = "qspi_fabric";
};
uart0_mssio: mux-uart0-mssio {
function = "uart0";
groups = "uart0_mssio";
};
uart1_fio: mux-uart1-fabric {
function = "uart1";
groups = "uart1_fabric";
};
uart2_fio: mux-uart2-fabric {
function = "uart2";
groups = "uart2_fabric";
};
uart3_fio: mux-uart3-fabric {
function = "uart3";
groups = "uart3_fabric";
};
uart4_fio: mux-uart4-fabric {
function = "uart4";
groups = "uart4_fabric";
};
mdio0_fio: mux-mdio0-fabric {
function = "mdio0";
groups = "mdio0_fabric";
};
mdio1_fio: mux-mdio1-fabric {
function = "mdio1";
groups = "mdio1_fabric";
};
};
&gpio2_pinctrl {
//TODO rethink the labels, since a bunch of these are not defaults or
//just outright remove the non-default groups
mdio0_default: mux-mac0 {
function = "mdio0";
groups = "mdio0";
};
mdio0_gpio: mux-mac0-gpio2 {
function = "gpio";
groups = "gpio_mdio0";
};
mdio1_default: mux-mac1 {
function = "mdio1";
groups = "mdio1";
};
mdio1_gpio: mux-mac1-gpio2 {
function = "gpio";
groups = "gpio_mdio1";
};
spi0_default: mux-spi0 {
function = "spi0";
groups = "spi0";
};
spi0_gpio: mux-spi0-gpio2 {
function = "gpio";
groups = "gpio_spi0";
};
can0_default: mux-can0 {
function = "can0";
groups = "can0";
};
can0_gpio: mux-can0-gpio2 {
function = "gpio";
groups = "gpio_can0";
};
pcie_default: mux-pcie {
function = "pcie";
groups = "pcie";
};
pcie_gpio: mux-pcie-gpio2 {
function = "gpio";
groups = "gpio_pcie";
};
qspi_default: mux-qspi {
function = "qspi";
groups = "qspi";
};
qspi_gpio: mux-qspi-gpio2 {
function = "gpio";
groups = "gpio_qspi";
};
uart3_default: mux-uart3 {
function = "uart3";
groups = "uart3";
};
uart3_gpio: mux-uart3-gpio2 {
function = "gpio";
groups = "gpio_uart3";
};
uart4_default: mux-uart4 {
function = "uart4";
groups = "uart4";
};
uart4_gpio: mux-uart4-gpio2 {
function = "gpio";
groups = "gpio_uart4";
};
can1_default: mux-can1 {
function = "can1";
groups = "can1";
};
can1_gpio: mux-can1-gpio2 {
function = "gpio";
groups = "gpio_can1";
};
uart2_default: mux-uart2 {
function = "uart2";
groups = "uart2";
};
uart2_gpio: mux-uart2-gpio2 {
function = "gpio";
groups = "gpio_uart2";
};
};
File diff suppressed because it is too large Load Diff