phy: lynx-28g: make lynx_28g_set_lane_mode() more systematic

Browse Source

The current approach of transitioning from one SerDes protocol to
another in lynx_28g_set_lane_mode() is too poetic.

Because the driver only supports 1GbE and 10GbE, it only modifies those
registers which it knows are different between these two modes. However,
that is hardly extensible for 25GbE, 40GbE, backplane modes, etc.

We need something more systematic to make sure that all lane and
protocol converter registers are written to consistent values, no matter
what was the source lane mode.

For that, we need to introduce tables with register field values, for
each supported lane mode.

Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com>
Link: https://patch.msgid.link/20251125114847.804961-11-vladimir.oltean@nxp.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>

...

This commit is contained in:

Vladimir Oltean

2025-12-23 23:11:06 +05:30

committed by Vinod Koul

parent 6af3b6d365

commit 444bb9a7b3

1 changed files with 496 additions and 163 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

drivers/phy/freescale/phy-fsl-lynx-28g.c

+496 -163

File diff suppressed because it is too large Load Diff