2019-05-19 13:07:45 +01:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2011-05-02 20:50:54 +02:00
|
|
|
#
|
|
|
|
|
# PINCTRL infrastructure and drivers
|
|
|
|
|
#
|
|
|
|
|
|
2017-10-06 13:08:05 +08:00
|
|
|
menuconfig PINCTRL
|
|
|
|
|
bool "Pin controllers"
|
2011-05-02 20:50:54 +02:00
|
|
|
|
2017-10-06 13:08:05 +08:00
|
|
|
if PINCTRL
|
2011-11-05 21:28:46 +01:00
|
|
|
|
2016-12-30 15:04:43 +01:00
|
|
|
config GENERIC_PINCTRL_GROUPS
|
2016-12-27 09:20:00 -08:00
|
|
|
bool
|
|
|
|
|
|
2011-05-02 20:50:54 +02:00
|
|
|
config PINMUX
|
2014-06-03 10:02:36 +02:00
|
|
|
bool "Support pin multiplexing controllers" if COMPILE_TEST
|
2011-10-19 18:14:33 +02:00
|
|
|
|
2016-12-27 09:20:01 -08:00
|
|
|
config GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
bool
|
|
|
|
|
select PINMUX
|
|
|
|
|
|
2011-10-19 18:14:33 +02:00
|
|
|
config PINCONF
|
2014-06-03 10:02:36 +02:00
|
|
|
bool "Support pin configuration controllers" if COMPILE_TEST
|
2011-05-02 20:50:54 +02:00
|
|
|
|
2011-11-24 18:27:15 +01:00
|
|
|
config GENERIC_PINCONF
|
|
|
|
|
bool
|
|
|
|
|
select PINCONF
|
|
|
|
|
|
2026-01-20 18:15:40 +00:00
|
|
|
config GENERIC_PINCTRL
|
|
|
|
|
bool
|
2026-01-30 23:55:30 +00:00
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GENERIC_PINCTRL_GROUPS
|
|
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
2026-01-20 18:15:40 +00:00
|
|
|
|
2011-05-02 20:50:54 +02:00
|
|
|
config DEBUG_PINCTRL
|
|
|
|
|
bool "Debug PINCTRL calls"
|
|
|
|
|
depends on DEBUG_KERNEL
|
|
|
|
|
help
|
|
|
|
|
Say Y here to add some extra checks and diagnostics to PINCTRL calls.
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_AMD
|
2022-07-13 12:59:50 -05:00
|
|
|
bool "AMD GPIO pin control"
|
2021-12-09 13:34:56 +02:00
|
|
|
depends on HAS_IOMEM
|
|
|
|
|
depends on ACPI || COMPILE_TEST
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
The driver for memory mapped GPIO functionality on AMD platforms
|
|
|
|
|
(x86 or arm). Most of the pins are usually muxed to some other
|
|
|
|
|
functionality by firmware, so only a small amount is available
|
|
|
|
|
for GPIO use.
|
|
|
|
|
|
|
|
|
|
Requires ACPI/FDT device enumeration code to set up a platform
|
|
|
|
|
device.
|
|
|
|
|
|
2025-03-04 18:20:31 -05:00
|
|
|
config PINCTRL_AMDISP
|
|
|
|
|
tristate "AMDISP GPIO pin control"
|
2025-03-18 14:58:40 +01:00
|
|
|
depends on DRM_AMD_ISP || COMPILE_TEST
|
2025-03-04 18:20:31 -05:00
|
|
|
depends on HAS_IOMEM
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
The driver for memory mapped GPIO functionality on AMD platforms
|
|
|
|
|
with ISP support. All the pins are output controlled only
|
|
|
|
|
|
|
|
|
|
Requires AMDGPU to MFD add device for enumeration to set up as
|
|
|
|
|
platform device.
|
|
|
|
|
|
2021-10-26 18:58:14 +01:00
|
|
|
config PINCTRL_APPLE_GPIO
|
|
|
|
|
tristate "Apple SoC GPIO pin controller driver"
|
|
|
|
|
depends on ARCH_APPLE
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select GENERIC_PINCTRL_GROUPS
|
|
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
help
|
|
|
|
|
This is the driver for the GPIO controller found on Apple ARM SoCs,
|
|
|
|
|
including M1.
|
|
|
|
|
|
|
|
|
|
This driver can also be built as a module. If so, the module
|
|
|
|
|
will be called pinctrl-apple-gpio.
|
|
|
|
|
|
2017-04-03 14:47:04 +02:00
|
|
|
config PINCTRL_ARTPEC6
|
2019-11-21 04:19:41 +01:00
|
|
|
bool "Axis ARTPEC-6 pin controller driver"
|
|
|
|
|
depends on MACH_ARTPEC6
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
This is the driver for the Axis ARTPEC-6 pin controller. This driver
|
|
|
|
|
supports pin function multiplexing as well as pin bias and drive
|
|
|
|
|
strength configuration. Device tree integration instructions can be
|
|
|
|
|
found in Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt
|
2017-04-03 14:47:04 +02:00
|
|
|
|
2013-10-02 21:20:29 +05:30
|
|
|
config PINCTRL_AS3722
|
2016-06-13 17:10:22 -04:00
|
|
|
tristate "Pinctrl and GPIO driver for ams AS3722 PMIC"
|
2013-10-02 21:20:29 +05:30
|
|
|
depends on MFD_AS3722 && GPIOLIB
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
AS3722 device supports the configuration of GPIO pins for different
|
|
|
|
|
functionality. This driver supports the pinmux, push-pull and
|
|
|
|
|
open drain configuration for the GPIO pins of AS3722 devices. It also
|
|
|
|
|
supports the GPIO functionality through gpiolib.
|
|
|
|
|
|
2012-07-12 23:35:02 +08:00
|
|
|
config PINCTRL_AT91
|
|
|
|
|
bool "AT91 pinctrl driver"
|
2025-04-24 10:35:31 +02:00
|
|
|
depends on (OF && ARCH_AT91) || COMPILE_TEST
|
2012-07-12 23:35:02 +08:00
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
2014-04-15 22:09:41 +02:00
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
2012-07-12 23:35:02 +08:00
|
|
|
help
|
|
|
|
|
Say Y here to enable the at91 pinctrl driver
|
|
|
|
|
|
2015-09-16 17:36:57 +02:00
|
|
|
config PINCTRL_AT91PIO4
|
|
|
|
|
bool "AT91 PIO4 pinctrl driver"
|
|
|
|
|
depends on OF
|
2020-11-24 17:17:03 +08:00
|
|
|
depends on HAS_IOMEM
|
2020-05-23 19:45:26 +08:00
|
|
|
depends on ARCH_AT91 || COMPILE_TEST
|
2015-09-16 17:36:57 +02:00
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
help
|
|
|
|
|
Say Y here to enable the at91 pinctrl/gpio driver for Atmel PIO4
|
|
|
|
|
controller available on sama5d2 SoC.
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_AXP209
|
|
|
|
|
tristate "X-Powers AXP209 PMIC pinctrl and GPIO Support"
|
|
|
|
|
depends on MFD_AXP20X
|
|
|
|
|
depends on OF
|
2017-09-26 15:51:28 +02:00
|
|
|
select PINMUX
|
2015-03-10 15:02:19 +08:00
|
|
|
select GENERIC_PINCONF
|
2021-12-09 13:34:56 +02:00
|
|
|
select GPIOLIB
|
2015-03-10 15:02:19 +08:00
|
|
|
help
|
2021-12-09 13:34:56 +02:00
|
|
|
AXP PMICs provides multiple GPIOs that can be muxed for different
|
|
|
|
|
functions. This driver bundles a pinctrl driver to select the function
|
|
|
|
|
muxing and a GPIO driver to handle the GPIO when the GPIO function is
|
|
|
|
|
selected.
|
|
|
|
|
Say Y to enable pinctrl and GPIO support for the AXP209 PMIC.
|
2015-03-10 15:02:19 +08:00
|
|
|
|
2024-03-01 14:29:24 +01:00
|
|
|
config PINCTRL_AW9523
|
2024-03-05 12:00:03 +01:00
|
|
|
tristate "Awinic AW9523/AW9523B I2C GPIO expander pinctrl driver"
|
2024-03-01 14:29:24 +01:00
|
|
|
depends on OF && I2C
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select REGMAP
|
|
|
|
|
select REGMAP_I2C
|
|
|
|
|
help
|
|
|
|
|
The Awinic AW9523/AW9523B is a multi-function I2C GPIO
|
|
|
|
|
expander with PWM functionality. This driver bundles a
|
|
|
|
|
pinctrl driver to select the function muxing and a GPIO
|
|
|
|
|
driver to handle GPIO, when the GPIO function is selected.
|
|
|
|
|
|
|
|
|
|
Say yes to enable pinctrl and GPIO support for the AW9523(B).
|
|
|
|
|
|
2019-04-24 17:32:23 +05:30
|
|
|
config PINCTRL_BM1880
|
|
|
|
|
bool "Bitmain BM1880 Pinctrl driver"
|
2019-04-25 14:02:24 +05:30
|
|
|
depends on OF && (ARCH_BITMAIN || COMPILE_TEST)
|
|
|
|
|
default ARCH_BITMAIN
|
2019-04-24 17:32:23 +05:30
|
|
|
select PINMUX
|
|
|
|
|
help
|
|
|
|
|
Pinctrl driver for Bitmain BM1880 SoC.
|
|
|
|
|
|
2022-08-16 07:49:15 +02:00
|
|
|
config PINCTRL_CY8C95X0
|
|
|
|
|
tristate "Cypress CY8C95X0 I2C pinctrl and GPIO driver"
|
2022-09-02 21:26:46 +03:00
|
|
|
depends on I2C
|
2022-08-16 07:49:15 +02:00
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select REGMAP_I2C
|
|
|
|
|
help
|
|
|
|
|
Support for 20/40/60 pin Cypress Cy8C95x0 pinctrl/gpio I2C expander.
|
|
|
|
|
This driver can also be built as a module. If so, the module will be
|
|
|
|
|
called pinctrl-cy8c95x0.
|
|
|
|
|
|
2016-11-28 10:40:25 -06:00
|
|
|
config PINCTRL_DA850_PUPD
|
2021-12-09 13:34:56 +02:00
|
|
|
tristate "TI DA850/OMAP-L138/AM18XX pull-up and pull-down groups"
|
2016-11-28 10:40:25 -06:00
|
|
|
depends on OF && (ARCH_DAVINCI_DA850 || COMPILE_TEST)
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
Driver for TI DA850/OMAP-L138/AM18XX pinconf. Used to control
|
2021-12-09 13:34:56 +02:00
|
|
|
pull-up and pull-down pin groups.
|
2016-11-28 10:40:25 -06:00
|
|
|
|
2020-01-08 11:47:46 +01:00
|
|
|
config PINCTRL_DA9062
|
|
|
|
|
tristate "Dialog Semiconductor DA9062 PMIC pinctrl and GPIO Support"
|
|
|
|
|
depends on MFD_DA9062
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
help
|
|
|
|
|
The Dialog DA9062 PMIC provides multiple GPIOs that can be muxed for
|
|
|
|
|
different functions. This driver bundles a pinctrl driver to select the
|
|
|
|
|
function muxing and a GPIO driver to handle the GPIO when the GPIO
|
|
|
|
|
function is selected.
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
Say Y to enable pinctrl and GPIO support for the DA9062 PMIC.
|
2020-01-08 11:47:46 +01:00
|
|
|
|
2015-05-05 13:55:10 +03:00
|
|
|
config PINCTRL_DIGICOLOR
|
|
|
|
|
bool
|
2023-01-13 16:36:40 +02:00
|
|
|
depends on ARCH_DIGICOLOR || COMPILE_TEST
|
2015-05-05 13:55:10 +03:00
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
|
2025-06-12 18:51:59 +08:00
|
|
|
config PINCTRL_EIC7700
|
|
|
|
|
tristate "EIC7700 PINCTRL driver"
|
|
|
|
|
depends on ARCH_ESWIN || COMPILE_TEST
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
2025-09-03 17:19:15 +08:00
|
|
|
select REGULATOR
|
|
|
|
|
select REGULATOR_FIXED_VOLTAGE
|
2025-06-12 18:51:59 +08:00
|
|
|
help
|
|
|
|
|
This driver support for the pin controller in ESWIN's EIC7700 SoC,
|
|
|
|
|
which supports pin multiplexing, pin configuration,and rgmii voltage
|
|
|
|
|
control.
|
|
|
|
|
Say Y here to enable the eic7700 pinctrl driver
|
|
|
|
|
|
2024-09-09 11:10:29 +03:00
|
|
|
config PINCTRL_EP93XX
|
|
|
|
|
bool
|
|
|
|
|
depends on ARCH_EP93XX || COMPILE_TEST
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select MFD_SYSCON
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_EQUILIBRIUM
|
|
|
|
|
tristate "Generic pinctrl and GPIO driver for Intel Lightning Mountain SoC"
|
|
|
|
|
depends on OF && HAS_IOMEM
|
|
|
|
|
depends on X86 || COMPILE_TEST
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIO_GENERIC
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GENERIC_PINCTRL_GROUPS
|
|
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
help
|
|
|
|
|
Equilibrium driver is a pinctrl and GPIO driver for Intel Lightning
|
|
|
|
|
Mountain network processor SoC that supports both the GPIO and pin
|
|
|
|
|
control frameworks. It provides interfaces to setup pin muxing, assign
|
|
|
|
|
desired pin functions, configure GPIO attributes for LGM SoC pins.
|
|
|
|
|
Pin muxing and pin config settings are retrieved from device tree.
|
|
|
|
|
|
2024-07-30 18:08:19 +02:00
|
|
|
config PINCTRL_EYEQ5
|
|
|
|
|
bool "Mobileye EyeQ5 pinctrl driver"
|
|
|
|
|
depends on OF
|
2026-02-26 14:33:50 +01:00
|
|
|
depends on MACH_EYEQ5 || MACH_EYEQ6LPLUS || COMPILE_TEST
|
2024-07-30 18:08:19 +02:00
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select AUXILIARY_BUS
|
2026-02-26 14:33:50 +01:00
|
|
|
default MACH_EYEQ5 || MACH_EYEQ6LPLUS
|
2024-07-30 18:08:19 +02:00
|
|
|
help
|
|
|
|
|
Pin controller driver for the Mobileye EyeQ5 platform. It does both
|
|
|
|
|
pin config & pin muxing. It does not handle GPIO.
|
|
|
|
|
|
|
|
|
|
Pin muxing supports two functions for each pin: first is GPIO, second
|
|
|
|
|
is pin-dependent. Pin config is about bias & drive strength.
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_GEMINI
|
|
|
|
|
bool
|
|
|
|
|
depends on ARCH_GEMINI
|
|
|
|
|
default ARCH_GEMINI
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select MFD_SYSCON
|
|
|
|
|
|
|
|
|
|
config PINCTRL_INGENIC
|
|
|
|
|
bool "Pinctrl driver for the Ingenic JZ47xx SoCs"
|
|
|
|
|
default MACH_INGENIC
|
|
|
|
|
depends on OF
|
|
|
|
|
depends on MIPS || COMPILE_TEST
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GENERIC_PINCTRL_GROUPS
|
|
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select REGMAP_MMIO
|
|
|
|
|
|
|
|
|
|
config PINCTRL_K210
|
|
|
|
|
bool "Pinctrl driver for the Canaan Kendryte K210 SoC"
|
2025-06-11 08:13:34 +02:00
|
|
|
depends on RISCV && SOC_CANAAN_K210 || COMPILE_TEST
|
|
|
|
|
depends on OF
|
2021-12-09 13:34:56 +02:00
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select REGMAP_MMIO
|
2024-03-29 01:06:12 +08:00
|
|
|
default SOC_CANAAN_K210
|
2021-12-09 13:34:56 +02:00
|
|
|
help
|
|
|
|
|
Add support for the Canaan Kendryte K210 RISC-V SOC Field
|
|
|
|
|
Programmable IO Array (FPIOA) controller.
|
|
|
|
|
|
2024-09-26 23:57:44 +08:00
|
|
|
config PINCTRL_K230
|
|
|
|
|
bool "Pinctrl driver for the Canaan Kendryte K230 SoC"
|
|
|
|
|
depends on OF
|
2024-10-15 11:55:58 +02:00
|
|
|
depends on ARCH_CANAAN || COMPILE_TEST
|
2024-09-26 23:57:44 +08:00
|
|
|
select GENERIC_PINCTRL_GROUPS
|
|
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select REGMAP_MMIO
|
|
|
|
|
help
|
|
|
|
|
Add support for the Canaan Kendryte K230 RISC-V SOC pin controller.
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_KEEMBAY
|
|
|
|
|
tristate "Pinctrl driver for Intel Keem Bay SoC"
|
|
|
|
|
depends on ARCH_KEEMBAY || (ARM64 && COMPILE_TEST)
|
|
|
|
|
depends on HAS_IOMEM
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GENERIC_PINCTRL_GROUPS
|
|
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select GPIO_GENERIC
|
|
|
|
|
help
|
|
|
|
|
This selects pin control driver for the Intel Keem Bay SoC.
|
|
|
|
|
It provides pin config functions such as pull-up, pull-down,
|
|
|
|
|
interrupt, drive strength, sec lock, Schmitt trigger, slew
|
|
|
|
|
rate control and direction control. This module will be
|
|
|
|
|
called as pinctrl-keembay.
|
|
|
|
|
|
2012-08-28 12:44:59 +02:00
|
|
|
config PINCTRL_LANTIQ
|
|
|
|
|
bool
|
|
|
|
|
depends on LANTIQ
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_FALCON
|
|
|
|
|
bool
|
|
|
|
|
depends on SOC_FALCON
|
|
|
|
|
depends on PINCTRL_LANTIQ
|
|
|
|
|
|
2022-11-14 10:49:41 +08:00
|
|
|
config PINCTRL_LOONGSON2
|
|
|
|
|
tristate "Pinctrl driver for the Loongson-2 SoC"
|
2022-11-21 13:26:08 +00:00
|
|
|
depends on OF && (LOONGARCH || COMPILE_TEST)
|
2022-11-14 10:49:41 +08:00
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
This selects pin control driver for the Loongson-2 SoC. It
|
|
|
|
|
provides pin config functions multiplexing. GPIO pin pull-up,
|
|
|
|
|
pull-down functions are not supported. Say yes to enable
|
|
|
|
|
pinctrl for Loongson-2 SoC.
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_XWAY
|
|
|
|
|
bool
|
|
|
|
|
depends on SOC_TYPE_XWAY
|
|
|
|
|
depends on PINCTRL_LANTIQ
|
|
|
|
|
|
2015-04-28 00:14:08 +02:00
|
|
|
config PINCTRL_LPC18XX
|
|
|
|
|
bool "NXP LPC18XX/43XX SCU pinctrl driver"
|
|
|
|
|
depends on OF && (ARCH_LPC18XX || COMPILE_TEST)
|
|
|
|
|
default ARCH_LPC18XX
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
Pinctrl driver for NXP LPC18xx/43xx System Control Unit (SCU).
|
|
|
|
|
|
2025-08-24 13:57:22 +02:00
|
|
|
config PINCTRL_MAX7360
|
|
|
|
|
tristate "MAX7360 Pincontrol support"
|
|
|
|
|
depends on MFD_MAX7360
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
Say Y here to enable pin control support for Maxim MAX7360 keypad
|
|
|
|
|
controller.
|
|
|
|
|
This keypad controller has 8 GPIO pins that may work as GPIO, or PWM,
|
|
|
|
|
or rotary encoder alternate modes.
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_MAX77620
|
|
|
|
|
tristate "MAX77620/MAX20024 Pincontrol support"
|
|
|
|
|
depends on MFD_MAX77620 && OF
|
2017-08-05 23:04:08 +02:00
|
|
|
select PINMUX
|
2017-10-28 15:37:18 +02:00
|
|
|
select GENERIC_PINCONF
|
2021-12-09 13:34:56 +02:00
|
|
|
help
|
|
|
|
|
Say Y here to enable Pin control support for Maxim MAX77620 PMIC.
|
|
|
|
|
This PMIC has 8 GPIO pins that work as GPIO as well as special
|
|
|
|
|
function in alternate mode. This driver also configure push-pull,
|
|
|
|
|
open drain, FPS slots etc.
|
2017-08-05 23:04:08 +02:00
|
|
|
|
2020-04-07 20:38:49 +03:00
|
|
|
config PINCTRL_MCP23S08_I2C
|
|
|
|
|
tristate
|
|
|
|
|
select REGMAP_I2C
|
|
|
|
|
|
|
|
|
|
config PINCTRL_MCP23S08_SPI
|
|
|
|
|
tristate
|
|
|
|
|
select REGMAP_SPI
|
|
|
|
|
|
2017-05-15 11:24:25 +02:00
|
|
|
config PINCTRL_MCP23S08
|
|
|
|
|
tristate "Microchip MCP23xxx I/O expander"
|
|
|
|
|
depends on SPI_MASTER || I2C
|
2017-10-11 12:04:35 +02:00
|
|
|
select GPIOLIB
|
2017-05-15 11:24:25 +02:00
|
|
|
select GPIOLIB_IRQCHIP
|
2017-05-15 11:24:26 +02:00
|
|
|
select GENERIC_PINCONF
|
2020-04-07 20:38:49 +03:00
|
|
|
select PINCTRL_MCP23S08_I2C if I2C
|
|
|
|
|
select PINCTRL_MCP23S08_SPI if SPI_MASTER
|
2017-05-15 11:24:25 +02:00
|
|
|
help
|
2018-02-15 15:56:03 +01:00
|
|
|
SPI/I2C driver for Microchip MCP23S08 / MCP23S17 / MCP23S18 /
|
|
|
|
|
MCP23008 / MCP23017 / MCP23018 I/O expanders.
|
|
|
|
|
This provides a GPIO interface supporting inputs and outputs and a
|
|
|
|
|
corresponding interrupt-controller.
|
2017-05-15 11:24:25 +02:00
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_MICROCHIP_SGPIO
|
2022-09-05 09:21:28 -07:00
|
|
|
tristate "Pinctrl driver for Microsemi/Microchip Serial GPIO"
|
2021-12-09 13:34:56 +02:00
|
|
|
depends on OF
|
|
|
|
|
depends on HAS_IOMEM
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GENERIC_PINCTRL_GROUPS
|
|
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
help
|
|
|
|
|
Support for the serial GPIO interface used on Microsemi and
|
|
|
|
|
Microchip SoCs. By using a serial interface, the SIO
|
|
|
|
|
controller significantly extends the number of available
|
|
|
|
|
GPIOs with a minimum number of additional pins on the
|
|
|
|
|
device. The primary purpose of the SIO controller is to
|
|
|
|
|
connect control signals from SFP modules and to act as an
|
|
|
|
|
LED controller.
|
|
|
|
|
|
2022-09-05 09:21:28 -07:00
|
|
|
If compiled as a module, the module name will be
|
|
|
|
|
pinctrl-microchip-sgpio.
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_OCELOT
|
2022-06-17 12:35:48 +02:00
|
|
|
tristate "Pinctrl driver for the Microsemi Ocelot and Jaguar2 SoCs"
|
2021-12-09 13:34:56 +02:00
|
|
|
depends on OF
|
|
|
|
|
depends on HAS_IOMEM
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GENERIC_PINCTRL_GROUPS
|
|
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
select REGMAP_MMIO
|
2022-09-09 08:38:02 -07:00
|
|
|
help
|
|
|
|
|
Support for the internal GPIO interfaces on Microsemi Ocelot and
|
|
|
|
|
Jaguar2 SoCs.
|
|
|
|
|
|
|
|
|
|
If conpiled as a module, the module name will be pinctrl-ocelot.
|
2021-12-09 13:34:56 +02:00
|
|
|
|
2013-08-06 18:42:35 +05:30
|
|
|
config PINCTRL_PALMAS
|
2016-06-13 17:10:21 -04:00
|
|
|
tristate "Pinctrl driver for the PALMAS Series MFD devices"
|
2013-08-06 18:42:35 +05:30
|
|
|
depends on OF && MFD_PALMAS
|
2013-08-22 14:30:08 +08:00
|
|
|
select PINMUX
|
2013-08-06 18:42:35 +05:30
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
Palmas device supports the configuration of pins for different
|
|
|
|
|
functionality. This driver supports the pinmux, push-pull and
|
|
|
|
|
open drain configuration for the Palmas series devices like
|
|
|
|
|
TPS65913, TPS80036 etc.
|
|
|
|
|
|
2023-11-28 14:25:33 +01:00
|
|
|
config PINCTRL_PEF2256
|
|
|
|
|
tristate "Lantiq PEF2256 (FALC56) pin controller driver"
|
|
|
|
|
depends on OF && FRAMER_PEF2256
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
This option enables the pin controller support for the Lantiq PEF2256
|
|
|
|
|
framer, also known as FALC56.
|
|
|
|
|
|
|
|
|
|
If unsure, say N.
|
|
|
|
|
|
|
|
|
|
To compile this driver as a module, choose M here: the
|
|
|
|
|
module will be called pinctrl-pef2256.
|
|
|
|
|
|
2016-02-01 15:48:30 -07:00
|
|
|
config PINCTRL_PIC32
|
|
|
|
|
bool "Microchip PIC32 pin controller driver"
|
|
|
|
|
depends on OF
|
2026-02-22 18:33:31 -05:00
|
|
|
depends on MACH_PIC32 || COMPILE_TEST
|
2016-02-01 15:48:30 -07:00
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
help
|
|
|
|
|
This is the pin controller and gpio driver for Microchip PIC32
|
|
|
|
|
microcontrollers. This option is selected automatically when specific
|
|
|
|
|
machine and arch are selected to build.
|
|
|
|
|
|
|
|
|
|
config PINCTRL_PIC32MZDA
|
|
|
|
|
def_bool y if PIC32MZDA
|
|
|
|
|
select PINCTRL_PIC32
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_PISTACHIO
|
|
|
|
|
bool "IMG Pistachio SoC pinctrl driver"
|
|
|
|
|
depends on OF && (MIPS || COMPILE_TEST)
|
|
|
|
|
depends on GPIOLIB
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
help
|
|
|
|
|
This support pinctrl and GPIO driver for IMG Pistachio SoC.
|
|
|
|
|
|
|
|
|
|
config PINCTRL_RK805
|
|
|
|
|
tristate "Pinctrl and GPIO driver for RK805 PMIC"
|
2023-05-04 19:36:09 +02:00
|
|
|
depends on MFD_RK8XX
|
2021-12-09 13:34:56 +02:00
|
|
|
select GPIOLIB
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
This selects the pinctrl driver for RK805.
|
|
|
|
|
|
2013-06-10 22:16:22 +02:00
|
|
|
config PINCTRL_ROCKCHIP
|
2021-03-05 08:39:07 +08:00
|
|
|
tristate "Rockchip gpio and pinctrl driver"
|
2021-03-16 14:40:59 +01:00
|
|
|
depends on ARCH_ROCKCHIP || COMPILE_TEST
|
2020-09-05 23:49:55 +02:00
|
|
|
depends on OF
|
2021-03-05 08:39:06 +08:00
|
|
|
select GPIOLIB
|
2013-06-10 22:16:22 +02:00
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GENERIC_IRQ_CHIP
|
2014-05-05 13:58:20 +02:00
|
|
|
select MFD_SYSCON
|
2021-03-05 08:39:06 +08:00
|
|
|
default ARCH_ROCKCHIP
|
|
|
|
|
help
|
2021-12-09 13:34:56 +02:00
|
|
|
This support pinctrl and GPIO driver for Rockchip SoCs.
|
2013-06-10 22:16:22 +02:00
|
|
|
|
2024-04-18 09:32:31 +08:00
|
|
|
config PINCTRL_SCMI
|
|
|
|
|
tristate "Pinctrl driver using SCMI protocol interface"
|
|
|
|
|
depends on ARM_SCMI_PROTOCOL || COMPILE_TEST
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
This driver provides support for pinctrl which is controlled
|
|
|
|
|
by firmware that implements the SCMI interface.
|
|
|
|
|
It uses SCMI Message Protocol to interact with the
|
|
|
|
|
firmware providing all the pinctrl controls.
|
|
|
|
|
|
2012-07-10 02:05:46 -07:00
|
|
|
config PINCTRL_SINGLE
|
|
|
|
|
tristate "One-register-per-pin type device tree based pinctrl driver"
|
|
|
|
|
depends on OF
|
2017-11-13 11:04:27 +01:00
|
|
|
depends on HAS_IOMEM
|
2016-12-27 09:20:02 -08:00
|
|
|
select GENERIC_PINCTRL_GROUPS
|
2016-12-27 09:20:03 -08:00
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
2013-02-17 19:42:55 +08:00
|
|
|
select GENERIC_PINCONF
|
2012-07-10 02:05:46 -07:00
|
|
|
help
|
|
|
|
|
This selects the device tree based generic pinctrl driver.
|
|
|
|
|
|
2013-06-20 15:05:38 +01:00
|
|
|
config PINCTRL_ST
|
|
|
|
|
bool
|
|
|
|
|
depends on OF
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
2014-04-08 14:45:47 +02:00
|
|
|
select GPIOLIB_IRQCHIP
|
2013-06-20 15:05:38 +01:00
|
|
|
|
2019-05-09 10:58:51 +02:00
|
|
|
config PINCTRL_STMFX
|
|
|
|
|
tristate "STMicroelectronics STMFX GPIO expander pinctrl driver"
|
2019-05-10 15:39:18 +02:00
|
|
|
depends on I2C
|
2025-08-14 19:27:21 -07:00
|
|
|
depends on HAS_IOMEM
|
2019-05-09 10:58:51 +02:00
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
select MFD_STMFX
|
|
|
|
|
help
|
|
|
|
|
Driver for STMicroelectronics Multi-Function eXpander (STMFX)
|
|
|
|
|
GPIO expander.
|
|
|
|
|
This provides a GPIO interface supporting inputs and outputs,
|
|
|
|
|
and configuring push-pull, open-drain, and can also be used as
|
|
|
|
|
interrupt-controller.
|
|
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_SX150X
|
2025-08-18 12:41:23 +08:00
|
|
|
tristate "Semtech SX150x I2C GPIO expander pinctrl driver"
|
2021-12-09 13:34:56 +02:00
|
|
|
depends on I2C=y
|
2016-02-01 15:48:30 -07:00
|
|
|
select PINMUX
|
2021-12-09 13:34:56 +02:00
|
|
|
select PINCONF
|
2016-02-01 15:48:30 -07:00
|
|
|
select GENERIC_PINCONF
|
2021-12-09 13:34:56 +02:00
|
|
|
select GPIOLIB
|
2016-02-01 15:48:30 -07:00
|
|
|
select GPIOLIB_IRQCHIP
|
2021-12-09 13:34:56 +02:00
|
|
|
select REGMAP
|
2016-02-01 15:48:30 -07:00
|
|
|
help
|
2021-12-09 13:34:56 +02:00
|
|
|
Say Y here to provide support for Semtech SX150x-series I2C
|
|
|
|
|
GPIO expanders as pinctrl module.
|
|
|
|
|
Compatible models include:
|
|
|
|
|
- 8 bits: sx1508q, sx1502q
|
|
|
|
|
- 16 bits: sx1509q, sx1506q
|
2016-02-01 15:48:30 -07:00
|
|
|
|
2021-12-09 13:34:56 +02:00
|
|
|
config PINCTRL_TB10X
|
2025-06-11 08:13:34 +02:00
|
|
|
bool "Pinctrl for TB10X" if COMPILE_TEST
|
|
|
|
|
depends on OF && ARC_PLAT_TB10X || COMPILE_TEST
|
2021-12-09 13:34:56 +02:00
|
|
|
select GPIOLIB
|
|
|
|
|
|
2023-11-08 11:41:24 +01:00
|
|
|
config PINCTRL_TPS6594
|
|
|
|
|
tristate "Pinctrl and GPIO driver for TI TPS6594 PMIC"
|
|
|
|
|
depends on OF && MFD_TPS6594
|
|
|
|
|
default MFD_TPS6594
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select REGMAP
|
|
|
|
|
select GPIO_REGMAP
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
Say Y to select the pinmuxing and GPIOs driver for the TPS6594
|
|
|
|
|
PMICs chip family.
|
|
|
|
|
|
|
|
|
|
This driver can also be built as a module
|
|
|
|
|
called tps6594-pinctrl.
|
|
|
|
|
|
2024-09-30 12:50:52 -07:00
|
|
|
config PINCTRL_TH1520
|
|
|
|
|
tristate "Pinctrl driver for the T-Head TH1520 SoC"
|
|
|
|
|
depends on ARCH_THEAD || COMPILE_TEST
|
2024-10-15 15:11:13 +00:00
|
|
|
depends on OF
|
2024-09-30 12:50:52 -07:00
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
select PINMUX
|
|
|
|
|
help
|
|
|
|
|
This is the driver for the pin controller blocks on the
|
|
|
|
|
T-Head TH1520 SoC.
|
|
|
|
|
|
|
|
|
|
This driver is needed for RISC-V development boards like
|
|
|
|
|
the BeagleV Ahead and the LicheePi 4A.
|
|
|
|
|
|
2025-08-11 15:25:53 +02:00
|
|
|
config PINCTRL_UPBOARD
|
|
|
|
|
tristate "AAeon UP board FPGA pin controller"
|
|
|
|
|
depends on MFD_UPBOARD_FPGA
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCTRL_GROUPS
|
|
|
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIO_AGGREGATOR
|
|
|
|
|
help
|
|
|
|
|
Pin controller for the FPGA GPIO lines on UP boards. Due to the
|
|
|
|
|
hardware layout, the driver controls the FPGA pins in tandem with
|
|
|
|
|
their corresponding Intel SoC GPIOs.
|
|
|
|
|
|
|
|
|
|
Currently supported:
|
|
|
|
|
- UP Squared
|
|
|
|
|
|
|
|
|
|
To compile this driver as a module, choose M here: the module
|
|
|
|
|
will be called pinctrl-upboard.
|
|
|
|
|
|
2015-01-09 07:43:48 -08:00
|
|
|
config PINCTRL_ZYNQ
|
|
|
|
|
bool "Pinctrl driver for Xilinx Zynq"
|
2025-06-11 08:13:34 +02:00
|
|
|
depends on ARCH_ZYNQ || COMPILE_TEST
|
2025-06-20 15:07:55 +02:00
|
|
|
depends on OF
|
2015-01-09 07:43:48 -08:00
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
2015-11-30 16:57:35 +09:00
|
|
|
This selects the pinctrl driver for Xilinx Zynq.
|
2015-01-09 07:43:48 -08:00
|
|
|
|
2021-04-22 14:00:02 +05:30
|
|
|
config PINCTRL_ZYNQMP
|
|
|
|
|
tristate "Pinctrl driver for Xilinx ZynqMP"
|
|
|
|
|
depends on ZYNQMP_FIRMWARE
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
default ZYNQMP_FIRMWARE
|
|
|
|
|
help
|
|
|
|
|
This selects the pinctrl driver for Xilinx ZynqMP platform.
|
|
|
|
|
This driver will query the pin information from the firmware
|
|
|
|
|
and allow configuring the pins.
|
|
|
|
|
Configuration can include the mux function to select on those
|
|
|
|
|
pin(s)/group(s), and various pin configuration parameters
|
|
|
|
|
such as pull-up, slew rate, etc.
|
2021-06-21 16:30:14 +05:30
|
|
|
This driver can also be built as a module. If so, the module
|
|
|
|
|
will be called pinctrl-zynqmp.
|
2021-04-22 14:00:02 +05:30
|
|
|
|
2023-03-15 17:50:27 -04:00
|
|
|
config PINCTRL_MLXBF3
|
|
|
|
|
tristate "NVIDIA BlueField-3 SoC Pinctrl driver"
|
|
|
|
|
depends on (MELLANOX_PLATFORM && ARM64) || COMPILE_TEST
|
|
|
|
|
select PINMUX
|
|
|
|
|
select GPIOLIB
|
|
|
|
|
select GPIOLIB_IRQCHIP
|
|
|
|
|
help
|
|
|
|
|
Say Y to select the pinctrl driver for BlueField-3 SoCs.
|
|
|
|
|
This pin controller allows selecting the mux function for
|
|
|
|
|
each pin. This driver can also be built as a module called
|
|
|
|
|
pinctrl-mlxbf3.
|
|
|
|
|
|
2025-05-29 15:50:42 +02:00
|
|
|
config PINCTRL_RP1
|
|
|
|
|
tristate "Pinctrl driver for RP1"
|
|
|
|
|
depends on MISC_RP1
|
|
|
|
|
default MISC_RP1
|
|
|
|
|
select PINMUX
|
|
|
|
|
select PINCONF
|
|
|
|
|
select GENERIC_PINCONF
|
|
|
|
|
help
|
|
|
|
|
Enable the gpio and pinctrl/mux driver for RaspberryPi RP1
|
|
|
|
|
multi function device.
|
|
|
|
|
|
2018-04-04 22:52:52 +05:30
|
|
|
source "drivers/pinctrl/actions/Kconfig"
|
2016-08-30 17:24:24 +09:30
|
|
|
source "drivers/pinctrl/aspeed/Kconfig"
|
2015-03-04 16:35:49 -08:00
|
|
|
source "drivers/pinctrl/bcm/Kconfig"
|
2014-05-19 19:36:29 +02:00
|
|
|
source "drivers/pinctrl/berlin/Kconfig"
|
2021-12-09 13:34:56 +02:00
|
|
|
source "drivers/pinctrl/cirrus/Kconfig"
|
2025-10-21 15:04:09 +08:00
|
|
|
source "drivers/pinctrl/cix/Kconfig"
|
2014-09-03 13:37:38 +02:00
|
|
|
source "drivers/pinctrl/freescale/Kconfig"
|
2014-10-24 15:16:52 +03:00
|
|
|
source "drivers/pinctrl/intel/Kconfig"
|
2021-12-09 13:34:56 +02:00
|
|
|
source "drivers/pinctrl/mediatek/Kconfig"
|
|
|
|
|
source "drivers/pinctrl/meson/Kconfig"
|
2026-01-20 18:15:39 +00:00
|
|
|
source "drivers/pinctrl/microchip/Kconfig"
|
2012-10-24 23:38:58 +02:00
|
|
|
source "drivers/pinctrl/mvebu/Kconfig"
|
2014-07-11 14:57:06 +02:00
|
|
|
source "drivers/pinctrl/nomadik/Kconfig"
|
2018-08-08 12:25:26 +03:00
|
|
|
source "drivers/pinctrl/nuvoton/Kconfig"
|
2023-02-20 10:33:19 +08:00
|
|
|
source "drivers/pinctrl/nxp/Kconfig"
|
2015-11-21 19:04:53 +01:00
|
|
|
source "drivers/pinctrl/pxa/Kconfig"
|
2014-07-09 13:55:12 +02:00
|
|
|
source "drivers/pinctrl/qcom/Kconfig"
|
2023-09-19 18:11:11 +08:00
|
|
|
source "drivers/pinctrl/realtek/Kconfig"
|
2020-09-09 15:15:33 +02:00
|
|
|
source "drivers/pinctrl/renesas/Kconfig"
|
2014-07-10 17:33:27 +05:30
|
|
|
source "drivers/pinctrl/samsung/Kconfig"
|
2024-08-02 08:35:17 +08:00
|
|
|
source "drivers/pinctrl/sophgo/Kconfig"
|
2024-10-16 08:59:42 +08:00
|
|
|
source "drivers/pinctrl/spacemit/Kconfig"
|
2012-03-28 22:27:07 +05:30
|
|
|
source "drivers/pinctrl/spear/Kconfig"
|
2017-08-17 14:50:38 +08:00
|
|
|
source "drivers/pinctrl/sprd/Kconfig"
|
2022-09-30 14:08:19 +08:00
|
|
|
source "drivers/pinctrl/starfive/Kconfig"
|
2016-01-14 13:16:30 +01:00
|
|
|
source "drivers/pinctrl/stm32/Kconfig"
|
2022-01-16 22:52:14 +08:00
|
|
|
source "drivers/pinctrl/sunplus/Kconfig"
|
2014-04-18 18:53:02 +02:00
|
|
|
source "drivers/pinctrl/sunxi/Kconfig"
|
2016-01-24 00:30:08 +09:00
|
|
|
source "drivers/pinctrl/tegra/Kconfig"
|
2017-01-05 10:54:14 -08:00
|
|
|
source "drivers/pinctrl/ti/Kconfig"
|
2015-07-14 11:40:01 +09:00
|
|
|
source "drivers/pinctrl/uniphier/Kconfig"
|
2020-09-10 05:43:30 +09:00
|
|
|
source "drivers/pinctrl/visconti/Kconfig"
|
2021-12-09 13:34:56 +02:00
|
|
|
source "drivers/pinctrl/vt8500/Kconfig"
|
2019-11-15 17:25:07 +08:00
|
|
|
|
2017-10-06 13:08:05 +08:00
|
|
|
endif
|