Peter Maydell 377a44ec8f target-arm: Implement Cortex-A57 implementation-defined system registers
Implement a subset of the Cortex-A57's implementation defined system
registers. We provide RAZ/WI or reads-as-constant/writes-ignored
implementations of the various control and syndrome reigsters.
We do not implement registers which provide direct access to and
manipulation of the L1 cache, since QEMU doesn't implement caches.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Acked-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
2014-04-17 21:34:06 +01:00
2013-04-18 13:50:53 +02:00
2014-04-17 21:34:04 +01:00
2013-08-07 12:48:00 -05:00
2014-03-25 14:09:50 +01:00
2014-04-14 15:13:27 +03:00
2014-03-12 17:26:32 +01:00
2013-09-05 09:40:31 -05:00
2013-10-11 09:34:56 -07:00
2014-03-19 19:47:15 +01:00
2013-07-23 02:41:31 +02:00
2013-02-21 16:17:31 -06:00
2013-08-12 09:15:12 -05:00
2014-04-07 10:50:30 +02:00
2014-03-13 14:42:24 +01:00
2013-09-03 12:25:55 +02:00
2014-03-27 15:19:00 +05:30
2014-02-21 21:02:23 +01:00
2014-03-13 14:34:16 +00:00
2014-02-25 14:30:28 +01:00
2014-03-27 15:19:00 +05:30
2014-03-17 13:21:11 +01:00
2013-12-04 15:19:00 +01:00
2014-03-05 03:06:24 +01:00
2013-10-11 09:34:56 -07:00
2014-03-27 15:19:00 +05:30
2013-09-25 21:23:05 +02:00
2014-02-17 11:57:23 -05:00
2014-04-17 20:39:32 +01:00
2013-10-11 09:34:56 -07:00
2014-03-27 15:19:00 +05:30
2013-04-08 18:13:10 +02:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
S
Description
No description provided
Readme
598 MiB
Languages
C 82.1%
C++ 6.7%
Python 3.4%
Dylan 2.6%
Shell 1.5%
Other 3.4%