mirror of
https://github.com/izzy2lost/xemu.git
synced 2026-07-06 00:20:22 -07:00
Merge tag 'for_upstream' of https://git.kernel.org/pub/scm/virt/kvm/mst/qemu into staging
virtio,pci,pc: bugfixes small fixes all over the place. Signed-off-by: Michael S. Tsirkin <mst@redhat.com> # -----BEGIN PGP SIGNATURE----- # # iQFDBAABCgAtFiEEXQn9CHHI+FuUyooNKB8NuNKNVGkFAmiMzgoPHG1zdEByZWRo # YXQuY29tAAoJECgfDbjSjVRpAO4H+gKeZbkJFFPHBduwn/LyTTkBpEghy14wEp7G # 6y3knCkWXOVOnFJ/Lw1p6ZLtB6o547Ktin49msY+SKF2X33N1b6I0DmLxixnLVqP # fHMUF+/QssH7QdIMuZNTxr/nwdDzGnj6Rv4xVyrwdZlf+nQPE8GuXWPmAmyGwcXM # 1sEPTjZq30y2eRiQkKsgS7g+COqfPy+O3VeiyQWR1Q/Cb85alegGwUPBy289u3V+ # uHaBC6d73NWxRCHJM4J8CnWpY5LA+y/YgfJXys1NH8pzRLbTpiYt7gfUbfdHbIvF # IpjZraVh+ApbwXhQLmDmsHtGsyIE1zFlcZTq9pR6WUgYGUDQMpY= # =cJxn # -----END PGP SIGNATURE----- # gpg: Signature made Fri 01 Aug 2025 10:24:10 EDT # gpg: using RSA key 5D09FD0871C8F85B94CA8A0D281F0DB8D28D5469 # gpg: issuer "mst@redhat.com" # gpg: Good signature from "Michael S. Tsirkin <mst@kernel.org>" [full] # gpg: aka "Michael S. Tsirkin <mst@redhat.com>" [full] # Primary key fingerprint: 0270 606B 6F3C DF3D 0B17 0970 C350 3912 AFBE 8E67 # Subkey fingerprint: 5D09 FD08 71C8 F85B 94CA 8A0D 281F 0DB8 D28D 5469 * tag 'for_upstream' of https://git.kernel.org/pub/scm/virt/kvm/mst/qemu: net/vdpa: fix potential fd leak in net_init_vhost_vdpa() MAINTAINERS: add net/vhost* files under `vhost` intel_iommu: Allow both Status Write and Interrupt Flag in QI wait tests/acpi: virt: update HEST file with its current data tests/qtest/bios-tables-test: extend to also check HEST table tests/acpi: virt: add an empty HEST file hw/i386/amd_iommu: Fix event log generation hw/i386/amd_iommu: Support MMIO writes to the status register hw/i386/amd_iommu: Fix amdvi_write*() hw/i386/amd_iommu: Move IOAPIC memory region initialization to the end hw/i386/amd_iommu: Remove unused and wrongly set ats_enabled field hw/i386/amd_iommu: Fix MMIO register write tracing pcie_sriov: Fix configuration and state synchronization virtio-net: Fix VLAN filter table reset timing vhost: Do not abort on log-stop error vhost: Do not abort on log-start error virtio: fix off-by-one and invalid access in virtqueue_ordered_fill Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
This commit is contained in:
@@ -2322,6 +2322,7 @@ F: include/*/vhost*
|
||||
F: subprojects/libvhost-user/
|
||||
F: block/export/vhost-user*
|
||||
F: util/vhost-user-server.c
|
||||
F: net/vhost*
|
||||
|
||||
vhost-shadow-virtqueue
|
||||
R: Eugenio Pérez <eperezma@redhat.com>
|
||||
|
||||
+79
-23
@@ -123,8 +123,13 @@ static void amdvi_writew(AMDVIState *s, hwaddr addr, uint16_t val)
|
||||
uint16_t romask = lduw_le_p(&s->romask[addr]);
|
||||
uint16_t w1cmask = lduw_le_p(&s->w1cmask[addr]);
|
||||
uint16_t oldval = lduw_le_p(&s->mmior[addr]);
|
||||
|
||||
uint16_t oldval_preserved = oldval & (romask | w1cmask);
|
||||
uint16_t newval_write = val & ~romask;
|
||||
uint16_t newval_w1c_set = val & w1cmask;
|
||||
|
||||
stw_le_p(&s->mmior[addr],
|
||||
((oldval & romask) | (val & ~romask)) & ~(val & w1cmask));
|
||||
(oldval_preserved | newval_write) & ~newval_w1c_set);
|
||||
}
|
||||
|
||||
static void amdvi_writel(AMDVIState *s, hwaddr addr, uint32_t val)
|
||||
@@ -132,8 +137,13 @@ static void amdvi_writel(AMDVIState *s, hwaddr addr, uint32_t val)
|
||||
uint32_t romask = ldl_le_p(&s->romask[addr]);
|
||||
uint32_t w1cmask = ldl_le_p(&s->w1cmask[addr]);
|
||||
uint32_t oldval = ldl_le_p(&s->mmior[addr]);
|
||||
|
||||
uint32_t oldval_preserved = oldval & (romask | w1cmask);
|
||||
uint32_t newval_write = val & ~romask;
|
||||
uint32_t newval_w1c_set = val & w1cmask;
|
||||
|
||||
stl_le_p(&s->mmior[addr],
|
||||
((oldval & romask) | (val & ~romask)) & ~(val & w1cmask));
|
||||
(oldval_preserved | newval_write) & ~newval_w1c_set);
|
||||
}
|
||||
|
||||
static void amdvi_writeq(AMDVIState *s, hwaddr addr, uint64_t val)
|
||||
@@ -141,14 +151,19 @@ static void amdvi_writeq(AMDVIState *s, hwaddr addr, uint64_t val)
|
||||
uint64_t romask = ldq_le_p(&s->romask[addr]);
|
||||
uint64_t w1cmask = ldq_le_p(&s->w1cmask[addr]);
|
||||
uint64_t oldval = ldq_le_p(&s->mmior[addr]);
|
||||
|
||||
uint64_t oldval_preserved = oldval & (romask | w1cmask);
|
||||
uint64_t newval_write = val & ~romask;
|
||||
uint64_t newval_w1c_set = val & w1cmask;
|
||||
|
||||
stq_le_p(&s->mmior[addr],
|
||||
((oldval & romask) | (val & ~romask)) & ~(val & w1cmask));
|
||||
(oldval_preserved | newval_write) & ~newval_w1c_set);
|
||||
}
|
||||
|
||||
/* OR a 64-bit register with a 64-bit value */
|
||||
/* AND a 64-bit register with a 64-bit value */
|
||||
static bool amdvi_test_mask(AMDVIState *s, hwaddr addr, uint64_t val)
|
||||
{
|
||||
return amdvi_readq(s, addr) | val;
|
||||
return amdvi_readq(s, addr) & val;
|
||||
}
|
||||
|
||||
/* OR a 64-bit register with a 64-bit value storing result in the register */
|
||||
@@ -177,19 +192,31 @@ static void amdvi_generate_msi_interrupt(AMDVIState *s)
|
||||
}
|
||||
}
|
||||
|
||||
static uint32_t get_next_eventlog_entry(AMDVIState *s)
|
||||
{
|
||||
uint32_t evtlog_size = s->evtlog_len * AMDVI_EVENT_LEN;
|
||||
return (s->evtlog_tail + AMDVI_EVENT_LEN) % evtlog_size;
|
||||
}
|
||||
|
||||
static void amdvi_log_event(AMDVIState *s, uint64_t *evt)
|
||||
{
|
||||
uint32_t evtlog_tail_next;
|
||||
|
||||
/* event logging not enabled */
|
||||
if (!s->evtlog_enabled || amdvi_test_mask(s, AMDVI_MMIO_STATUS,
|
||||
AMDVI_MMIO_STATUS_EVT_OVF)) {
|
||||
return;
|
||||
}
|
||||
|
||||
evtlog_tail_next = get_next_eventlog_entry(s);
|
||||
|
||||
/* event log buffer full */
|
||||
if (s->evtlog_tail >= s->evtlog_len) {
|
||||
amdvi_assign_orq(s, AMDVI_MMIO_STATUS, AMDVI_MMIO_STATUS_EVT_OVF);
|
||||
/* generate interrupt */
|
||||
amdvi_generate_msi_interrupt(s);
|
||||
if (evtlog_tail_next == s->evtlog_head) {
|
||||
/* generate overflow interrupt */
|
||||
if (s->evtlog_intr) {
|
||||
amdvi_assign_orq(s, AMDVI_MMIO_STATUS, AMDVI_MMIO_STATUS_EVT_OVF);
|
||||
amdvi_generate_msi_interrupt(s);
|
||||
}
|
||||
return;
|
||||
}
|
||||
|
||||
@@ -198,9 +225,13 @@ static void amdvi_log_event(AMDVIState *s, uint64_t *evt)
|
||||
trace_amdvi_evntlog_fail(s->evtlog, s->evtlog_tail);
|
||||
}
|
||||
|
||||
s->evtlog_tail += AMDVI_EVENT_LEN;
|
||||
amdvi_assign_orq(s, AMDVI_MMIO_STATUS, AMDVI_MMIO_STATUS_COMP_INT);
|
||||
amdvi_generate_msi_interrupt(s);
|
||||
s->evtlog_tail = evtlog_tail_next;
|
||||
amdvi_writeq_raw(s, AMDVI_MMIO_EVENT_TAIL, s->evtlog_tail);
|
||||
|
||||
if (s->evtlog_intr) {
|
||||
amdvi_assign_orq(s, AMDVI_MMIO_STATUS, AMDVI_MMIO_STATUS_EVENT_INT);
|
||||
amdvi_generate_msi_interrupt(s);
|
||||
}
|
||||
}
|
||||
|
||||
static void amdvi_setevent_bits(uint64_t *buffer, uint64_t value, int start,
|
||||
@@ -592,18 +623,31 @@ static void amdvi_cmdbuf_run(AMDVIState *s)
|
||||
}
|
||||
}
|
||||
|
||||
static void amdvi_mmio_trace(hwaddr addr, unsigned size)
|
||||
static inline uint8_t amdvi_mmio_get_index(hwaddr addr)
|
||||
{
|
||||
uint8_t index = (addr & ~0x2000) / 8;
|
||||
|
||||
if ((addr & 0x2000)) {
|
||||
/* high table */
|
||||
index = index >= AMDVI_MMIO_REGS_HIGH ? AMDVI_MMIO_REGS_HIGH : index;
|
||||
trace_amdvi_mmio_read(amdvi_mmio_high[index], addr, size, addr & ~0x07);
|
||||
} else {
|
||||
index = index >= AMDVI_MMIO_REGS_LOW ? AMDVI_MMIO_REGS_LOW : index;
|
||||
trace_amdvi_mmio_read(amdvi_mmio_low[index], addr, size, addr & ~0x07);
|
||||
}
|
||||
|
||||
return index;
|
||||
}
|
||||
|
||||
static void amdvi_mmio_trace_read(hwaddr addr, unsigned size)
|
||||
{
|
||||
uint8_t index = amdvi_mmio_get_index(addr);
|
||||
trace_amdvi_mmio_read(amdvi_mmio_low[index], addr, size, addr & ~0x07);
|
||||
}
|
||||
|
||||
static void amdvi_mmio_trace_write(hwaddr addr, unsigned size, uint64_t val)
|
||||
{
|
||||
uint8_t index = amdvi_mmio_get_index(addr);
|
||||
trace_amdvi_mmio_write(amdvi_mmio_low[index], addr, size, val,
|
||||
addr & ~0x07);
|
||||
}
|
||||
|
||||
static uint64_t amdvi_mmio_read(void *opaque, hwaddr addr, unsigned size)
|
||||
@@ -623,7 +667,7 @@ static uint64_t amdvi_mmio_read(void *opaque, hwaddr addr, unsigned size)
|
||||
} else if (size == 8) {
|
||||
val = amdvi_readq(s, addr);
|
||||
}
|
||||
amdvi_mmio_trace(addr, size);
|
||||
amdvi_mmio_trace_read(addr, size);
|
||||
|
||||
return val;
|
||||
}
|
||||
@@ -633,7 +677,6 @@ static void amdvi_handle_control_write(AMDVIState *s)
|
||||
unsigned long control = amdvi_readq(s, AMDVI_MMIO_CONTROL);
|
||||
s->enabled = !!(control & AMDVI_MMIO_CONTROL_AMDVIEN);
|
||||
|
||||
s->ats_enabled = !!(control & AMDVI_MMIO_CONTROL_HTTUNEN);
|
||||
s->evtlog_enabled = s->enabled && !!(control &
|
||||
AMDVI_MMIO_CONTROL_EVENTLOGEN);
|
||||
|
||||
@@ -704,9 +747,19 @@ static inline void amdvi_handle_excllim_write(AMDVIState *s)
|
||||
static inline void amdvi_handle_evtbase_write(AMDVIState *s)
|
||||
{
|
||||
uint64_t val = amdvi_readq(s, AMDVI_MMIO_EVENT_BASE);
|
||||
|
||||
if (amdvi_readq(s, AMDVI_MMIO_STATUS) & AMDVI_MMIO_STATUS_EVENT_INT)
|
||||
/* Do not reset if eventlog interrupt bit is set*/
|
||||
return;
|
||||
|
||||
s->evtlog = val & AMDVI_MMIO_EVTLOG_BASE_MASK;
|
||||
s->evtlog_len = 1UL << (amdvi_readq(s, AMDVI_MMIO_EVTLOG_SIZE_BYTE)
|
||||
& AMDVI_MMIO_EVTLOG_SIZE_MASK);
|
||||
|
||||
/* clear tail and head pointer to 0 when event base is updated */
|
||||
s->evtlog_tail = s->evtlog_head = 0;
|
||||
amdvi_writeq_raw(s, AMDVI_MMIO_EVENT_HEAD, s->evtlog_head);
|
||||
amdvi_writeq_raw(s, AMDVI_MMIO_EVENT_TAIL, s->evtlog_tail);
|
||||
}
|
||||
|
||||
static inline void amdvi_handle_evttail_write(AMDVIState *s)
|
||||
@@ -770,7 +823,7 @@ static void amdvi_mmio_write(void *opaque, hwaddr addr, uint64_t val,
|
||||
return;
|
||||
}
|
||||
|
||||
amdvi_mmio_trace(addr, size);
|
||||
amdvi_mmio_trace_write(addr, size, val);
|
||||
switch (addr & ~0x07) {
|
||||
case AMDVI_MMIO_CONTROL:
|
||||
amdvi_mmio_reg_write(s, size, val, addr);
|
||||
@@ -835,6 +888,9 @@ static void amdvi_mmio_write(void *opaque, hwaddr addr, uint64_t val,
|
||||
amdvi_mmio_reg_write(s, size, val, addr);
|
||||
amdvi_handle_pprtail_write(s);
|
||||
break;
|
||||
case AMDVI_MMIO_STATUS:
|
||||
amdvi_mmio_reg_write(s, size, val, addr);
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
@@ -1542,7 +1598,6 @@ static void amdvi_init(AMDVIState *s)
|
||||
s->excl_allow = false;
|
||||
s->mmio_enabled = false;
|
||||
s->enabled = false;
|
||||
s->ats_enabled = false;
|
||||
s->cmdbuf_enabled = false;
|
||||
|
||||
/* reset MMIO */
|
||||
@@ -1613,7 +1668,8 @@ static const VMStateDescription vmstate_amdvi_sysbus_migratable = {
|
||||
/* Updated in amdvi_handle_control_write() */
|
||||
VMSTATE_BOOL(enabled, AMDVIState),
|
||||
VMSTATE_BOOL(ga_enabled, AMDVIState),
|
||||
VMSTATE_BOOL(ats_enabled, AMDVIState),
|
||||
/* bool ats_enabled is obsolete */
|
||||
VMSTATE_UNUSED(1), /* was ats_enabled */
|
||||
VMSTATE_BOOL(cmdbuf_enabled, AMDVIState),
|
||||
VMSTATE_BOOL(completion_wait_intr, AMDVIState),
|
||||
VMSTATE_BOOL(evtlog_enabled, AMDVIState),
|
||||
@@ -1686,9 +1742,6 @@ static void amdvi_sysbus_realize(DeviceState *dev, Error **errp)
|
||||
s->iotlb = g_hash_table_new_full(amdvi_uint64_hash,
|
||||
amdvi_uint64_equal, g_free, g_free);
|
||||
|
||||
/* Pseudo address space under root PCI bus. */
|
||||
x86ms->ioapic_as = amdvi_host_dma_iommu(bus, s, AMDVI_IOAPIC_SB_DEVID);
|
||||
|
||||
/* set up MMIO */
|
||||
memory_region_init_io(&s->mr_mmio, OBJECT(s), &mmio_mem_ops, s,
|
||||
"amdvi-mmio", AMDVI_MMIO_SIZE);
|
||||
@@ -1711,6 +1764,9 @@ static void amdvi_sysbus_realize(DeviceState *dev, Error **errp)
|
||||
memory_region_add_subregion_overlap(&s->mr_sys, AMDVI_INT_ADDR_FIRST,
|
||||
&s->mr_ir, 1);
|
||||
|
||||
/* Pseudo address space under root PCI bus. */
|
||||
x86ms->ioapic_as = amdvi_host_dma_iommu(bus, s, AMDVI_IOAPIC_SB_DEVID);
|
||||
|
||||
if (kvm_enabled() && x86ms->apic_id_limit > 255 && !s->xtsup) {
|
||||
error_report("AMD IOMMU with x2APIC configuration requires xtsup=on");
|
||||
exit(EXIT_FAILURE);
|
||||
|
||||
+1
-1
@@ -111,6 +111,7 @@
|
||||
#define AMDVI_MMIO_STATUS_CMDBUF_RUN (1 << 4)
|
||||
#define AMDVI_MMIO_STATUS_EVT_RUN (1 << 3)
|
||||
#define AMDVI_MMIO_STATUS_COMP_INT (1 << 2)
|
||||
#define AMDVI_MMIO_STATUS_EVENT_INT (1 << 1)
|
||||
#define AMDVI_MMIO_STATUS_EVT_OVF (1 << 0)
|
||||
|
||||
#define AMDVI_CMDBUF_ID_BYTE 0x07
|
||||
@@ -322,7 +323,6 @@ struct AMDVIState {
|
||||
uint64_t mmio_addr;
|
||||
|
||||
bool enabled; /* IOMMU enabled */
|
||||
bool ats_enabled; /* address translation enabled */
|
||||
bool cmdbuf_enabled; /* command buffer enabled */
|
||||
bool evtlog_enabled; /* event log enabled */
|
||||
bool excl_enabled;
|
||||
|
||||
@@ -2828,6 +2828,7 @@ static bool vtd_process_wait_desc(IntelIOMMUState *s, VTDInvDesc *inv_desc)
|
||||
{
|
||||
uint64_t mask[4] = {VTD_INV_DESC_WAIT_RSVD_LO, VTD_INV_DESC_WAIT_RSVD_HI,
|
||||
VTD_INV_DESC_ALL_ONE, VTD_INV_DESC_ALL_ONE};
|
||||
bool ret = true;
|
||||
|
||||
if (!vtd_inv_desc_reserved_check(s, inv_desc, mask, false,
|
||||
__func__, "wait")) {
|
||||
@@ -2839,8 +2840,6 @@ static bool vtd_process_wait_desc(IntelIOMMUState *s, VTDInvDesc *inv_desc)
|
||||
uint32_t status_data = (uint32_t)(inv_desc->lo >>
|
||||
VTD_INV_DESC_WAIT_DATA_SHIFT);
|
||||
|
||||
assert(!(inv_desc->lo & VTD_INV_DESC_WAIT_IF));
|
||||
|
||||
/* FIXME: need to be masked with HAW? */
|
||||
dma_addr_t status_addr = inv_desc->hi;
|
||||
trace_vtd_inv_desc_wait_sw(status_addr, status_data);
|
||||
@@ -2849,18 +2848,22 @@ static bool vtd_process_wait_desc(IntelIOMMUState *s, VTDInvDesc *inv_desc)
|
||||
&status_data, sizeof(status_data),
|
||||
MEMTXATTRS_UNSPECIFIED)) {
|
||||
trace_vtd_inv_desc_wait_write_fail(inv_desc->hi, inv_desc->lo);
|
||||
return false;
|
||||
ret = false;
|
||||
}
|
||||
} else if (inv_desc->lo & VTD_INV_DESC_WAIT_IF) {
|
||||
}
|
||||
|
||||
if (inv_desc->lo & VTD_INV_DESC_WAIT_IF) {
|
||||
/* Interrupt flag */
|
||||
vtd_generate_completion_event(s);
|
||||
} else {
|
||||
}
|
||||
|
||||
if (!(inv_desc->lo & (VTD_INV_DESC_WAIT_IF | VTD_INV_DESC_WAIT_SW))) {
|
||||
error_report_once("%s: invalid wait desc: hi=%"PRIx64", lo=%"PRIx64
|
||||
" (unknown type)", __func__, inv_desc->hi,
|
||||
inv_desc->lo);
|
||||
return false;
|
||||
}
|
||||
return true;
|
||||
return ret;
|
||||
}
|
||||
|
||||
static bool vtd_process_context_cache_desc(IntelIOMMUState *s,
|
||||
|
||||
+4
-3
@@ -929,8 +929,9 @@ static void virtio_net_set_features(VirtIODevice *vdev, uint64_t features)
|
||||
vhost_net_save_acked_features(nc->peer);
|
||||
}
|
||||
|
||||
if (!virtio_has_feature(features, VIRTIO_NET_F_CTRL_VLAN)) {
|
||||
memset(n->vlans, 0xff, MAX_VLAN >> 3);
|
||||
if (virtio_has_feature(vdev->guest_features ^ features, VIRTIO_NET_F_CTRL_VLAN)) {
|
||||
bool vlan = virtio_has_feature(features, VIRTIO_NET_F_CTRL_VLAN);
|
||||
memset(n->vlans, vlan ? 0 : 0xff, MAX_VLAN >> 3);
|
||||
}
|
||||
|
||||
if (virtio_has_feature(features, VIRTIO_NET_F_STANDBY)) {
|
||||
@@ -3942,6 +3943,7 @@ static void virtio_net_device_realize(DeviceState *dev, Error **errp)
|
||||
n->mac_table.macs = g_malloc0(MAC_TABLE_ENTRIES * ETH_ALEN);
|
||||
|
||||
n->vlans = g_malloc0(MAX_VLAN >> 3);
|
||||
memset(n->vlans, 0xff, MAX_VLAN >> 3);
|
||||
|
||||
nc = qemu_get_queue(n->nic);
|
||||
nc->rxfilter_notify_enabled = 1;
|
||||
@@ -4041,7 +4043,6 @@ static void virtio_net_reset(VirtIODevice *vdev)
|
||||
memset(n->mac_table.macs, 0, MAC_TABLE_ENTRIES * ETH_ALEN);
|
||||
memcpy(&n->mac[0], &n->nic->conf->macaddr, sizeof(n->mac));
|
||||
qemu_format_nic_info_str(qemu_get_queue(n->nic), n->mac);
|
||||
memset(n->vlans, 0, MAX_VLAN >> 3);
|
||||
|
||||
/* Flush any async TX */
|
||||
for (i = 0; i < n->max_queue_pairs; i++) {
|
||||
|
||||
+23
-19
@@ -64,6 +64,27 @@ static void unregister_vfs(PCIDevice *dev)
|
||||
pci_set_word(dev->wmask + dev->exp.sriov_cap + PCI_SRIOV_NUM_VF, 0xffff);
|
||||
}
|
||||
|
||||
static void consume_config(PCIDevice *dev)
|
||||
{
|
||||
uint8_t *cfg = dev->config + dev->exp.sriov_cap;
|
||||
|
||||
if (pci_get_word(cfg + PCI_SRIOV_CTRL) & PCI_SRIOV_CTRL_VFE) {
|
||||
register_vfs(dev);
|
||||
} else {
|
||||
uint8_t *wmask = dev->wmask + dev->exp.sriov_cap;
|
||||
uint16_t num_vfs = pci_get_word(cfg + PCI_SRIOV_NUM_VF);
|
||||
uint16_t wmask_val = PCI_SRIOV_CTRL_MSE | PCI_SRIOV_CTRL_ARI;
|
||||
|
||||
unregister_vfs(dev);
|
||||
|
||||
if (num_vfs <= pci_get_word(cfg + PCI_SRIOV_TOTAL_VF)) {
|
||||
wmask_val |= PCI_SRIOV_CTRL_VFE;
|
||||
}
|
||||
|
||||
pci_set_word(wmask + PCI_SRIOV_CTRL, wmask_val);
|
||||
}
|
||||
}
|
||||
|
||||
static bool pcie_sriov_pf_init_common(PCIDevice *dev, uint16_t offset,
|
||||
uint16_t vf_dev_id, uint16_t init_vfs,
|
||||
uint16_t total_vfs, uint16_t vf_offset,
|
||||
@@ -416,30 +437,13 @@ void pcie_sriov_config_write(PCIDevice *dev, uint32_t address,
|
||||
trace_sriov_config_write(dev->name, PCI_SLOT(dev->devfn),
|
||||
PCI_FUNC(dev->devfn), off, val, len);
|
||||
|
||||
if (range_covers_byte(off, len, PCI_SRIOV_CTRL)) {
|
||||
if (val & PCI_SRIOV_CTRL_VFE) {
|
||||
register_vfs(dev);
|
||||
} else {
|
||||
unregister_vfs(dev);
|
||||
}
|
||||
} else if (range_covers_byte(off, len, PCI_SRIOV_NUM_VF)) {
|
||||
uint8_t *cfg = dev->config + sriov_cap;
|
||||
uint8_t *wmask = dev->wmask + sriov_cap;
|
||||
uint16_t num_vfs = pci_get_word(cfg + PCI_SRIOV_NUM_VF);
|
||||
uint16_t wmask_val = PCI_SRIOV_CTRL_MSE | PCI_SRIOV_CTRL_ARI;
|
||||
|
||||
if (num_vfs <= pci_get_word(cfg + PCI_SRIOV_TOTAL_VF)) {
|
||||
wmask_val |= PCI_SRIOV_CTRL_VFE;
|
||||
}
|
||||
|
||||
pci_set_word(wmask + PCI_SRIOV_CTRL, wmask_val);
|
||||
}
|
||||
consume_config(dev);
|
||||
}
|
||||
|
||||
void pcie_sriov_pf_post_load(PCIDevice *dev)
|
||||
{
|
||||
if (dev->exp.sriov_cap) {
|
||||
register_vfs(dev);
|
||||
consume_config(dev);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
+4
-2
@@ -1110,7 +1110,8 @@ static bool vhost_log_global_start(MemoryListener *listener, Error **errp)
|
||||
|
||||
r = vhost_migration_log(listener, true);
|
||||
if (r < 0) {
|
||||
abort();
|
||||
error_setg_errno(errp, -r, "vhost: Failed to start logging");
|
||||
return false;
|
||||
}
|
||||
return true;
|
||||
}
|
||||
@@ -1121,7 +1122,8 @@ static void vhost_log_global_stop(MemoryListener *listener)
|
||||
|
||||
r = vhost_migration_log(listener, false);
|
||||
if (r < 0) {
|
||||
abort();
|
||||
/* Not fatal, so report it, but take no further action */
|
||||
warn_report("vhost: Failed to stop logging");
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
+16
-6
@@ -938,18 +938,18 @@ static void virtqueue_packed_fill(VirtQueue *vq, const VirtQueueElement *elem,
|
||||
static void virtqueue_ordered_fill(VirtQueue *vq, const VirtQueueElement *elem,
|
||||
unsigned int len)
|
||||
{
|
||||
unsigned int i, steps, max_steps;
|
||||
unsigned int i, steps, max_steps, ndescs;
|
||||
|
||||
i = vq->used_idx % vq->vring.num;
|
||||
steps = 0;
|
||||
/*
|
||||
* We shouldn't need to increase 'i' by more than the distance
|
||||
* between used_idx and last_avail_idx.
|
||||
* We shouldn't need to increase 'i' by more than or equal to
|
||||
* the distance between used_idx and last_avail_idx (max_steps).
|
||||
*/
|
||||
max_steps = (vq->last_avail_idx - vq->used_idx) % vq->vring.num;
|
||||
|
||||
/* Search for element in vq->used_elems */
|
||||
while (steps <= max_steps) {
|
||||
while (steps < max_steps) {
|
||||
/* Found element, set length and mark as filled */
|
||||
if (vq->used_elems[i].index == elem->index) {
|
||||
vq->used_elems[i].len = len;
|
||||
@@ -957,8 +957,18 @@ static void virtqueue_ordered_fill(VirtQueue *vq, const VirtQueueElement *elem,
|
||||
break;
|
||||
}
|
||||
|
||||
i += vq->used_elems[i].ndescs;
|
||||
steps += vq->used_elems[i].ndescs;
|
||||
ndescs = vq->used_elems[i].ndescs;
|
||||
|
||||
/* Defensive sanity check */
|
||||
if (unlikely(ndescs == 0 || ndescs > vq->vring.num)) {
|
||||
qemu_log_mask(LOG_GUEST_ERROR,
|
||||
"%s: %s invalid ndescs %u at position %u\n",
|
||||
__func__, vq->vdev->name, ndescs, i);
|
||||
return;
|
||||
}
|
||||
|
||||
i += ndescs;
|
||||
steps += ndescs;
|
||||
|
||||
if (i >= vq->vring.num) {
|
||||
i -= vq->vring.num;
|
||||
|
||||
+2
-3
@@ -1840,9 +1840,8 @@ int net_init_vhost_vdpa(const Netdev *netdev, const char *name,
|
||||
|
||||
queue_pairs = vhost_vdpa_get_max_queue_pairs(vdpa_device_fd, features,
|
||||
&has_cvq, errp);
|
||||
if (queue_pairs < 0) {
|
||||
qemu_close(vdpa_device_fd);
|
||||
return queue_pairs;
|
||||
if (queue_pairs <= 0) {
|
||||
goto err;
|
||||
}
|
||||
|
||||
r = vhost_vdpa_get_iova_range(vdpa_device_fd, &iova_range);
|
||||
|
||||
Binary file not shown.
@@ -2208,7 +2208,7 @@ static void test_acpi_aarch64_virt_tcg(void)
|
||||
|
||||
data.smbios_cpu_max_speed = 2900;
|
||||
data.smbios_cpu_curr_speed = 2700;
|
||||
test_acpi_one("-cpu cortex-a57 "
|
||||
test_acpi_one("-cpu cortex-a57 -machine ras=on "
|
||||
"-smbios type=4,max-speed=2900,current-speed=2700", &data);
|
||||
free_test_data(&data);
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user