mirror of
https://github.com/izzy2lost/xemu.git
synced 2026-07-06 00:20:22 -07:00
tcg: define tcg_init_ctx and make tcg_ctx a pointer
Groundwork for supporting multiple TCG contexts. The core of this patch is this change to tcg/tcg.h: > -extern TCGContext tcg_ctx; > +extern TCGContext tcg_init_ctx; > +extern TCGContext *tcg_ctx; Note that for now we set *tcg_ctx to whatever TCGContext is passed to tcg_context_init -- in this case &tcg_init_ctx. Reviewed-by: Richard Henderson <rth@twiddle.net> Signed-off-by: Emilio G. Cota <cota@braap.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
committed by
Richard Henderson
parent
44ded3d048
commit
b1311c4acf
@@ -153,7 +153,7 @@ void *HELPER(lookup_tb_ptr)(CPUArchState *env)
|
||||
|
||||
tb = tb_lookup__cpu_state(cpu, &pc, &cs_base, &flags, curr_cflags());
|
||||
if (tb == NULL) {
|
||||
return tcg_ctx.code_gen_epilogue;
|
||||
return tcg_ctx->code_gen_epilogue;
|
||||
}
|
||||
qemu_log_mask_and_addr(CPU_LOG_EXEC, pc,
|
||||
"Chain %p [%d: " TARGET_FMT_lx "] %s\n",
|
||||
|
||||
+55
-54
@@ -153,7 +153,8 @@ static int v_l2_levels;
|
||||
static void *l1_map[V_L1_MAX_SIZE];
|
||||
|
||||
/* code generation context */
|
||||
TCGContext tcg_ctx;
|
||||
TCGContext tcg_init_ctx;
|
||||
TCGContext *tcg_ctx;
|
||||
TBContext tb_ctx;
|
||||
bool parallel_cpus;
|
||||
|
||||
@@ -209,7 +210,7 @@ static TranslationBlock *tb_find_pc(uintptr_t tc_ptr);
|
||||
|
||||
void cpu_gen_init(void)
|
||||
{
|
||||
tcg_context_init(&tcg_ctx);
|
||||
tcg_context_init(&tcg_init_ctx);
|
||||
}
|
||||
|
||||
/* Encode VAL as a signed leb128 sequence at P.
|
||||
@@ -267,7 +268,7 @@ static target_long decode_sleb128(uint8_t **pp)
|
||||
|
||||
static int encode_search(TranslationBlock *tb, uint8_t *block)
|
||||
{
|
||||
uint8_t *highwater = tcg_ctx.code_gen_highwater;
|
||||
uint8_t *highwater = tcg_ctx->code_gen_highwater;
|
||||
uint8_t *p = block;
|
||||
int i, j, n;
|
||||
|
||||
@@ -278,12 +279,12 @@ static int encode_search(TranslationBlock *tb, uint8_t *block)
|
||||
if (i == 0) {
|
||||
prev = (j == 0 ? tb->pc : 0);
|
||||
} else {
|
||||
prev = tcg_ctx.gen_insn_data[i - 1][j];
|
||||
prev = tcg_ctx->gen_insn_data[i - 1][j];
|
||||
}
|
||||
p = encode_sleb128(p, tcg_ctx.gen_insn_data[i][j] - prev);
|
||||
p = encode_sleb128(p, tcg_ctx->gen_insn_data[i][j] - prev);
|
||||
}
|
||||
prev = (i == 0 ? 0 : tcg_ctx.gen_insn_end_off[i - 1]);
|
||||
p = encode_sleb128(p, tcg_ctx.gen_insn_end_off[i] - prev);
|
||||
prev = (i == 0 ? 0 : tcg_ctx->gen_insn_end_off[i - 1]);
|
||||
p = encode_sleb128(p, tcg_ctx->gen_insn_end_off[i] - prev);
|
||||
|
||||
/* Test for (pending) buffer overflow. The assumption is that any
|
||||
one row beginning below the high water mark cannot overrun
|
||||
@@ -343,8 +344,8 @@ static int cpu_restore_state_from_tb(CPUState *cpu, TranslationBlock *tb,
|
||||
restore_state_to_opc(env, tb, data);
|
||||
|
||||
#ifdef CONFIG_PROFILER
|
||||
tcg_ctx.restore_time += profile_getclock() - ti;
|
||||
tcg_ctx.restore_count++;
|
||||
tcg_ctx->restore_time += profile_getclock() - ti;
|
||||
tcg_ctx->restore_count++;
|
||||
#endif
|
||||
return 0;
|
||||
}
|
||||
@@ -590,7 +591,7 @@ static inline void *split_cross_256mb(void *buf1, size_t size1)
|
||||
buf1 = buf2;
|
||||
}
|
||||
|
||||
tcg_ctx.code_gen_buffer_size = size1;
|
||||
tcg_ctx->code_gen_buffer_size = size1;
|
||||
return buf1;
|
||||
}
|
||||
#endif
|
||||
@@ -653,16 +654,16 @@ static inline void *alloc_code_gen_buffer(void)
|
||||
size = full_size - qemu_real_host_page_size;
|
||||
|
||||
/* Honor a command-line option limiting the size of the buffer. */
|
||||
if (size > tcg_ctx.code_gen_buffer_size) {
|
||||
size = (((uintptr_t)buf + tcg_ctx.code_gen_buffer_size)
|
||||
if (size > tcg_ctx->code_gen_buffer_size) {
|
||||
size = (((uintptr_t)buf + tcg_ctx->code_gen_buffer_size)
|
||||
& qemu_real_host_page_mask) - (uintptr_t)buf;
|
||||
}
|
||||
tcg_ctx.code_gen_buffer_size = size;
|
||||
tcg_ctx->code_gen_buffer_size = size;
|
||||
|
||||
#ifdef __mips__
|
||||
if (cross_256mb(buf, size)) {
|
||||
buf = split_cross_256mb(buf, size);
|
||||
size = tcg_ctx.code_gen_buffer_size;
|
||||
size = tcg_ctx->code_gen_buffer_size;
|
||||
}
|
||||
#endif
|
||||
|
||||
@@ -675,7 +676,7 @@ static inline void *alloc_code_gen_buffer(void)
|
||||
#elif defined(_WIN32)
|
||||
static inline void *alloc_code_gen_buffer(void)
|
||||
{
|
||||
size_t size = tcg_ctx.code_gen_buffer_size;
|
||||
size_t size = tcg_ctx->code_gen_buffer_size;
|
||||
void *buf1, *buf2;
|
||||
|
||||
/* Perform the allocation in two steps, so that the guard page
|
||||
@@ -694,7 +695,7 @@ static inline void *alloc_code_gen_buffer(void)
|
||||
{
|
||||
int flags = MAP_PRIVATE | MAP_ANONYMOUS;
|
||||
uintptr_t start = 0;
|
||||
size_t size = tcg_ctx.code_gen_buffer_size;
|
||||
size_t size = tcg_ctx->code_gen_buffer_size;
|
||||
void *buf;
|
||||
|
||||
/* Constrain the position of the buffer based on the host cpu.
|
||||
@@ -711,7 +712,7 @@ static inline void *alloc_code_gen_buffer(void)
|
||||
flags |= MAP_32BIT;
|
||||
/* Cannot expect to map more than 800MB in low memory. */
|
||||
if (size > 800u * 1024 * 1024) {
|
||||
tcg_ctx.code_gen_buffer_size = size = 800u * 1024 * 1024;
|
||||
tcg_ctx->code_gen_buffer_size = size = 800u * 1024 * 1024;
|
||||
}
|
||||
# elif defined(__sparc__)
|
||||
start = 0x40000000ul;
|
||||
@@ -751,7 +752,7 @@ static inline void *alloc_code_gen_buffer(void)
|
||||
default:
|
||||
/* Split the original buffer. Free the smaller half. */
|
||||
buf2 = split_cross_256mb(buf, size);
|
||||
size2 = tcg_ctx.code_gen_buffer_size;
|
||||
size2 = tcg_ctx->code_gen_buffer_size;
|
||||
if (buf == buf2) {
|
||||
munmap(buf + size2 + qemu_real_host_page_size, size - size2);
|
||||
} else {
|
||||
@@ -819,9 +820,9 @@ static gint tb_tc_cmp(gconstpointer ap, gconstpointer bp)
|
||||
|
||||
static inline void code_gen_alloc(size_t tb_size)
|
||||
{
|
||||
tcg_ctx.code_gen_buffer_size = size_code_gen_buffer(tb_size);
|
||||
tcg_ctx.code_gen_buffer = alloc_code_gen_buffer();
|
||||
if (tcg_ctx.code_gen_buffer == NULL) {
|
||||
tcg_ctx->code_gen_buffer_size = size_code_gen_buffer(tb_size);
|
||||
tcg_ctx->code_gen_buffer = alloc_code_gen_buffer();
|
||||
if (tcg_ctx->code_gen_buffer == NULL) {
|
||||
fprintf(stderr, "Could not allocate dynamic translator buffer\n");
|
||||
exit(1);
|
||||
}
|
||||
@@ -849,7 +850,7 @@ void tcg_exec_init(unsigned long tb_size)
|
||||
#if defined(CONFIG_SOFTMMU)
|
||||
/* There's no guest base to take into account, so go ahead and
|
||||
initialize the prologue now. */
|
||||
tcg_prologue_init(&tcg_ctx);
|
||||
tcg_prologue_init(tcg_ctx);
|
||||
#endif
|
||||
}
|
||||
|
||||
@@ -865,7 +866,7 @@ static TranslationBlock *tb_alloc(target_ulong pc)
|
||||
|
||||
assert_tb_locked();
|
||||
|
||||
tb = tcg_tb_alloc(&tcg_ctx);
|
||||
tb = tcg_tb_alloc(tcg_ctx);
|
||||
if (unlikely(tb == NULL)) {
|
||||
return NULL;
|
||||
}
|
||||
@@ -949,11 +950,11 @@ static void do_tb_flush(CPUState *cpu, run_on_cpu_data tb_flush_count)
|
||||
|
||||
g_tree_foreach(tb_ctx.tb_tree, tb_host_size_iter, &host_size);
|
||||
printf("qemu: flush code_size=%td nb_tbs=%zu avg_tb_size=%zu\n",
|
||||
tcg_ctx.code_gen_ptr - tcg_ctx.code_gen_buffer, nb_tbs,
|
||||
tcg_ctx->code_gen_ptr - tcg_ctx->code_gen_buffer, nb_tbs,
|
||||
nb_tbs > 0 ? host_size / nb_tbs : 0);
|
||||
}
|
||||
if ((unsigned long)(tcg_ctx.code_gen_ptr - tcg_ctx.code_gen_buffer)
|
||||
> tcg_ctx.code_gen_buffer_size) {
|
||||
if ((unsigned long)(tcg_ctx->code_gen_ptr - tcg_ctx->code_gen_buffer)
|
||||
> tcg_ctx->code_gen_buffer_size) {
|
||||
cpu_abort(cpu, "Internal error: code buffer overflow\n");
|
||||
}
|
||||
|
||||
@@ -968,7 +969,7 @@ static void do_tb_flush(CPUState *cpu, run_on_cpu_data tb_flush_count)
|
||||
qht_reset_size(&tb_ctx.htable, CODE_GEN_HTABLE_SIZE);
|
||||
page_flush_tb();
|
||||
|
||||
tcg_ctx.code_gen_ptr = tcg_ctx.code_gen_buffer;
|
||||
tcg_ctx->code_gen_ptr = tcg_ctx->code_gen_buffer;
|
||||
/* XXX: flush processor icache at this point if cache flush is
|
||||
expensive */
|
||||
atomic_mb_set(&tb_ctx.tb_flush_count, tb_ctx.tb_flush_count + 1);
|
||||
@@ -1316,44 +1317,44 @@ TranslationBlock *tb_gen_code(CPUState *cpu,
|
||||
cpu_loop_exit(cpu);
|
||||
}
|
||||
|
||||
gen_code_buf = tcg_ctx.code_gen_ptr;
|
||||
gen_code_buf = tcg_ctx->code_gen_ptr;
|
||||
tb->tc.ptr = gen_code_buf;
|
||||
tb->pc = pc;
|
||||
tb->cs_base = cs_base;
|
||||
tb->flags = flags;
|
||||
tb->cflags = cflags;
|
||||
tb->trace_vcpu_dstate = *cpu->trace_dstate;
|
||||
tcg_ctx.tb_cflags = cflags;
|
||||
tcg_ctx->tb_cflags = cflags;
|
||||
|
||||
#ifdef CONFIG_PROFILER
|
||||
tcg_ctx.tb_count1++; /* includes aborted translations because of
|
||||
tcg_ctx->tb_count1++; /* includes aborted translations because of
|
||||
exceptions */
|
||||
ti = profile_getclock();
|
||||
#endif
|
||||
|
||||
tcg_func_start(&tcg_ctx);
|
||||
tcg_func_start(tcg_ctx);
|
||||
|
||||
tcg_ctx.cpu = ENV_GET_CPU(env);
|
||||
tcg_ctx->cpu = ENV_GET_CPU(env);
|
||||
gen_intermediate_code(cpu, tb);
|
||||
tcg_ctx.cpu = NULL;
|
||||
tcg_ctx->cpu = NULL;
|
||||
|
||||
trace_translate_block(tb, tb->pc, tb->tc.ptr);
|
||||
|
||||
/* generate machine code */
|
||||
tb->jmp_reset_offset[0] = TB_JMP_RESET_OFFSET_INVALID;
|
||||
tb->jmp_reset_offset[1] = TB_JMP_RESET_OFFSET_INVALID;
|
||||
tcg_ctx.tb_jmp_reset_offset = tb->jmp_reset_offset;
|
||||
tcg_ctx->tb_jmp_reset_offset = tb->jmp_reset_offset;
|
||||
if (TCG_TARGET_HAS_direct_jump) {
|
||||
tcg_ctx.tb_jmp_insn_offset = tb->jmp_target_arg;
|
||||
tcg_ctx.tb_jmp_target_addr = NULL;
|
||||
tcg_ctx->tb_jmp_insn_offset = tb->jmp_target_arg;
|
||||
tcg_ctx->tb_jmp_target_addr = NULL;
|
||||
} else {
|
||||
tcg_ctx.tb_jmp_insn_offset = NULL;
|
||||
tcg_ctx.tb_jmp_target_addr = tb->jmp_target_arg;
|
||||
tcg_ctx->tb_jmp_insn_offset = NULL;
|
||||
tcg_ctx->tb_jmp_target_addr = tb->jmp_target_arg;
|
||||
}
|
||||
|
||||
#ifdef CONFIG_PROFILER
|
||||
tcg_ctx.tb_count++;
|
||||
tcg_ctx.interm_time += profile_getclock() - ti;
|
||||
tcg_ctx->tb_count++;
|
||||
tcg_ctx->interm_time += profile_getclock() - ti;
|
||||
ti = profile_getclock();
|
||||
#endif
|
||||
|
||||
@@ -1362,7 +1363,7 @@ TranslationBlock *tb_gen_code(CPUState *cpu,
|
||||
the tcg optimization currently hidden inside tcg_gen_code. All
|
||||
that should be required is to flush the TBs, allocate a new TB,
|
||||
re-initialize it per above, and re-do the actual code generation. */
|
||||
gen_code_size = tcg_gen_code(&tcg_ctx, tb);
|
||||
gen_code_size = tcg_gen_code(tcg_ctx, tb);
|
||||
if (unlikely(gen_code_size < 0)) {
|
||||
goto buffer_overflow;
|
||||
}
|
||||
@@ -1373,10 +1374,10 @@ TranslationBlock *tb_gen_code(CPUState *cpu,
|
||||
tb->tc.size = gen_code_size;
|
||||
|
||||
#ifdef CONFIG_PROFILER
|
||||
tcg_ctx.code_time += profile_getclock() - ti;
|
||||
tcg_ctx.code_in_len += tb->size;
|
||||
tcg_ctx.code_out_len += gen_code_size;
|
||||
tcg_ctx.search_out_len += search_size;
|
||||
tcg_ctx->code_time += profile_getclock() - ti;
|
||||
tcg_ctx->code_in_len += tb->size;
|
||||
tcg_ctx->code_out_len += gen_code_size;
|
||||
tcg_ctx->search_out_len += search_size;
|
||||
#endif
|
||||
|
||||
#ifdef DEBUG_DISAS
|
||||
@@ -1384,8 +1385,8 @@ TranslationBlock *tb_gen_code(CPUState *cpu,
|
||||
qemu_log_in_addr_range(tb->pc)) {
|
||||
qemu_log_lock();
|
||||
qemu_log("OUT: [size=%d]\n", gen_code_size);
|
||||
if (tcg_ctx.data_gen_ptr) {
|
||||
size_t code_size = tcg_ctx.data_gen_ptr - tb->tc.ptr;
|
||||
if (tcg_ctx->data_gen_ptr) {
|
||||
size_t code_size = tcg_ctx->data_gen_ptr - tb->tc.ptr;
|
||||
size_t data_size = gen_code_size - code_size;
|
||||
size_t i;
|
||||
|
||||
@@ -1394,12 +1395,12 @@ TranslationBlock *tb_gen_code(CPUState *cpu,
|
||||
for (i = 0; i < data_size; i += sizeof(tcg_target_ulong)) {
|
||||
if (sizeof(tcg_target_ulong) == 8) {
|
||||
qemu_log("0x%08" PRIxPTR ": .quad 0x%016" PRIx64 "\n",
|
||||
(uintptr_t)tcg_ctx.data_gen_ptr + i,
|
||||
*(uint64_t *)(tcg_ctx.data_gen_ptr + i));
|
||||
(uintptr_t)tcg_ctx->data_gen_ptr + i,
|
||||
*(uint64_t *)(tcg_ctx->data_gen_ptr + i));
|
||||
} else {
|
||||
qemu_log("0x%08" PRIxPTR ": .long 0x%08x\n",
|
||||
(uintptr_t)tcg_ctx.data_gen_ptr + i,
|
||||
*(uint32_t *)(tcg_ctx.data_gen_ptr + i));
|
||||
(uintptr_t)tcg_ctx->data_gen_ptr + i,
|
||||
*(uint32_t *)(tcg_ctx->data_gen_ptr + i));
|
||||
}
|
||||
}
|
||||
} else {
|
||||
@@ -1411,7 +1412,7 @@ TranslationBlock *tb_gen_code(CPUState *cpu,
|
||||
}
|
||||
#endif
|
||||
|
||||
tcg_ctx.code_gen_ptr = (void *)
|
||||
tcg_ctx->code_gen_ptr = (void *)
|
||||
ROUND_UP((uintptr_t)gen_code_buf + gen_code_size + search_size,
|
||||
CODE_GEN_ALIGN);
|
||||
|
||||
@@ -1940,8 +1941,8 @@ void dump_exec_info(FILE *f, fprintf_function cpu_fprintf)
|
||||
* For avg host size we use the precise numbers from tb_tree_stats though.
|
||||
*/
|
||||
cpu_fprintf(f, "gen code size %td/%zd\n",
|
||||
tcg_ctx.code_gen_ptr - tcg_ctx.code_gen_buffer,
|
||||
tcg_ctx.code_gen_highwater - tcg_ctx.code_gen_buffer);
|
||||
tcg_ctx->code_gen_ptr - tcg_ctx->code_gen_buffer,
|
||||
tcg_ctx->code_gen_highwater - tcg_ctx->code_gen_buffer);
|
||||
cpu_fprintf(f, "TB count %zu\n", nb_tbs);
|
||||
cpu_fprintf(f, "TB avg target size %zu max=%zu bytes\n",
|
||||
nb_tbs ? tst.target_size / nb_tbs : 0,
|
||||
|
||||
+1
-1
@@ -977,7 +977,7 @@ int main(int argc, char **argv)
|
||||
/* Now that we've loaded the binary, GUEST_BASE is fixed. Delay
|
||||
generating the prologue until now so that the prologue can take
|
||||
the real value of GUEST_BASE into account. */
|
||||
tcg_prologue_init(&tcg_ctx);
|
||||
tcg_prologue_init(tcg_ctx);
|
||||
|
||||
/* build Task State */
|
||||
memset(ts, 0, sizeof(TaskState));
|
||||
|
||||
@@ -19,7 +19,7 @@ static inline void gen_tb_start(TranslationBlock *tb)
|
||||
count = tcg_temp_new_i32();
|
||||
}
|
||||
|
||||
tcg_gen_ld_i32(count, tcg_ctx.tcg_env,
|
||||
tcg_gen_ld_i32(count, tcg_ctx->tcg_env,
|
||||
-ENV_OFFSET + offsetof(CPUState, icount_decr.u32));
|
||||
|
||||
if (tb_cflags(tb) & CF_USE_ICOUNT) {
|
||||
@@ -37,7 +37,7 @@ static inline void gen_tb_start(TranslationBlock *tb)
|
||||
tcg_gen_brcondi_i32(TCG_COND_LT, count, 0, exitreq_label);
|
||||
|
||||
if (tb_cflags(tb) & CF_USE_ICOUNT) {
|
||||
tcg_gen_st16_i32(count, tcg_ctx.tcg_env,
|
||||
tcg_gen_st16_i32(count, tcg_ctx->tcg_env,
|
||||
-ENV_OFFSET + offsetof(CPUState, icount_decr.u16.low));
|
||||
}
|
||||
|
||||
@@ -56,13 +56,13 @@ static inline void gen_tb_end(TranslationBlock *tb, int num_insns)
|
||||
tcg_gen_exit_tb((uintptr_t)tb + TB_EXIT_REQUESTED);
|
||||
|
||||
/* Terminate the linked list. */
|
||||
tcg_ctx.gen_op_buf[tcg_ctx.gen_op_buf[0].prev].next = 0;
|
||||
tcg_ctx->gen_op_buf[tcg_ctx->gen_op_buf[0].prev].next = 0;
|
||||
}
|
||||
|
||||
static inline void gen_io_start(void)
|
||||
{
|
||||
TCGv_i32 tmp = tcg_const_i32(1);
|
||||
tcg_gen_st_i32(tmp, tcg_ctx.tcg_env,
|
||||
tcg_gen_st_i32(tmp, tcg_ctx->tcg_env,
|
||||
-ENV_OFFSET + offsetof(CPUState, can_do_io));
|
||||
tcg_temp_free_i32(tmp);
|
||||
}
|
||||
@@ -70,7 +70,7 @@ static inline void gen_io_start(void)
|
||||
static inline void gen_io_end(void)
|
||||
{
|
||||
TCGv_i32 tmp = tcg_const_i32(0);
|
||||
tcg_gen_st_i32(tmp, tcg_ctx.tcg_env,
|
||||
tcg_gen_st_i32(tmp, tcg_ctx->tcg_env,
|
||||
-ENV_OFFSET + offsetof(CPUState, can_do_io));
|
||||
tcg_temp_free_i32(tmp);
|
||||
}
|
||||
|
||||
+1
-1
@@ -4476,7 +4476,7 @@ int main(int argc, char **argv, char **envp)
|
||||
/* Now that we've loaded the binary, GUEST_BASE is fixed. Delay
|
||||
generating the prologue until now so that the prologue can take
|
||||
the real value of GUEST_BASE into account. */
|
||||
tcg_prologue_init(&tcg_ctx);
|
||||
tcg_prologue_init(tcg_ctx);
|
||||
|
||||
#if defined(TARGET_I386)
|
||||
env->cr[0] = CR0_PG_MASK | CR0_WP_MASK | CR0_PE_MASK;
|
||||
|
||||
@@ -127,7 +127,7 @@ void alpha_translate_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
|
||||
for (i = 0; i < 31; i++) {
|
||||
cpu_std_ir[i] = tcg_global_mem_new_i64(cpu_env,
|
||||
|
||||
@@ -82,7 +82,7 @@ void arm_translate_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
|
||||
for (i = 0; i < 16; i++) {
|
||||
cpu_R[i] = tcg_global_mem_new_i32(cpu_env,
|
||||
|
||||
@@ -3369,7 +3369,7 @@ void cris_initialize_tcg(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
cc_x = tcg_global_mem_new(cpu_env,
|
||||
offsetof(CPUCRISState, cc_x), "cc_x");
|
||||
cc_src = tcg_global_mem_new(cpu_env,
|
||||
|
||||
@@ -1273,7 +1273,7 @@ void cris_initialize_crisv10_tcg(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
cc_x = tcg_global_mem_new(cpu_env,
|
||||
offsetof(CPUCRISState, cc_x), "cc_x");
|
||||
cc_src = tcg_global_mem_new(cpu_env,
|
||||
|
||||
@@ -127,7 +127,7 @@ void hppa_translate_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
|
||||
TCGV_UNUSED(cpu_gr[0]);
|
||||
for (i = 1; i < 32; i++) {
|
||||
|
||||
@@ -8368,7 +8368,7 @@ void tcg_x86_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
cpu_cc_op = tcg_global_mem_new_i32(cpu_env,
|
||||
offsetof(CPUX86State, cc_op), "cc_op");
|
||||
cpu_cc_dst = tcg_global_mem_new(cpu_env, offsetof(CPUX86State, cc_dst),
|
||||
|
||||
@@ -1209,7 +1209,7 @@ void lm32_translate_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(cpu_R); i++) {
|
||||
cpu_R[i] = tcg_global_mem_new(cpu_env,
|
||||
|
||||
@@ -70,7 +70,7 @@ void m68k_tcg_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
|
||||
#define DEFO32(name, offset) \
|
||||
QREG_##name = tcg_global_mem_new_i32(cpu_env, \
|
||||
|
||||
@@ -1856,7 +1856,7 @@ void mb_tcg_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
|
||||
env_debug = tcg_global_mem_new(cpu_env,
|
||||
offsetof(CPUMBState, debug),
|
||||
|
||||
@@ -20455,7 +20455,7 @@ void mips_tcg_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
|
||||
TCGV_UNUSED(cpu_gpr[0]);
|
||||
for (i = 1; i < 32; i++)
|
||||
|
||||
@@ -102,7 +102,7 @@ void moxie_translate_init(void)
|
||||
};
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
cpu_pc = tcg_global_mem_new_i32(cpu_env,
|
||||
offsetof(CPUMoxieState, pc), "$pc");
|
||||
for (i = 0; i < 16; i++)
|
||||
|
||||
@@ -948,7 +948,7 @@ void nios2_tcg_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
|
||||
for (i = 0; i < NUM_CORE_REGS; i++) {
|
||||
cpu_R[i] = tcg_global_mem_new(cpu_env,
|
||||
|
||||
@@ -81,7 +81,7 @@ void openrisc_translate_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
cpu_sr = tcg_global_mem_new(cpu_env,
|
||||
offsetof(CPUOpenRISCState, sr), "sr");
|
||||
cpu_dflag = tcg_global_mem_new_i32(cpu_env,
|
||||
|
||||
@@ -86,7 +86,7 @@ void ppc_translate_init(void)
|
||||
size_t cpu_reg_names_size;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
|
||||
p = cpu_reg_names;
|
||||
cpu_reg_names_size = sizeof(cpu_reg_names);
|
||||
|
||||
@@ -113,7 +113,7 @@ void s390x_translate_init(void)
|
||||
int i;
|
||||
|
||||
cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
||||
tcg_ctx.tcg_env = cpu_env;
|
||||
tcg_ctx->tcg_env = cpu_env;
|
||||
psw_addr = tcg_global_mem_new_i64(cpu_env,
|
||||
offsetof(CPUS390XState, psw.addr),
|
||||
"psw_addr");
|
||||
|
||||
Some files were not shown because too many files have changed in this diff Show More
Reference in New Issue
Block a user