Unknown W. Brackets
|
02dd250354
|
armjit: Optimize out a few immediate logic cases.
|
2013-11-08 11:39:24 -08:00 |
|
Henrik Rydgard
|
309f904c0c
|
Extract JitState into its own header (arm/x86)
|
2013-11-08 18:51:52 +01:00 |
|
Henrik Rydgard
|
32c95af820
|
ARM: Some zero-register fixes
|
2013-11-07 15:29:13 +01:00 |
|
Sacha
|
81d3df0841
|
ARMJIT: Minor optimisations for armv6 and armv7.
|
2013-11-06 15:28:26 +10:00 |
|
Sacha
|
a5011e3ff0
|
Improve swap usage in MIPS. ARMv6 can use REV/REV16. Intepreter can use existing swap functions.
|
2013-11-06 01:20:35 +10:00 |
|
Unknown W. Brackets
|
97aa1a631e
|
Improve typesafety in the x86 regalloc.
|
2013-08-24 19:41:10 -07:00 |
|
Unknown W. Brackets
|
109ad17ac6
|
Use a typesafe struct for opcodes.
Also, correctly read delayslots using Read_Instruction on ARM.
|
2013-08-24 15:36:24 -07:00 |
|
Sacha
|
2450c0d28d
|
We can't use S2 or D1. Use alternative means.
|
2013-06-10 19:28:53 +10:00 |
|
Sacha
|
6712de1136
|
Armjit: Implement wsbh and wsbw (rev16 and rev). Fix encoding for rev16.
|
2013-06-05 11:32:44 +10:00 |
|
Sacha
|
a14a2fafa9
|
ARMJIT: Fix and use DIV, DIVU, INS and EXT (ARMv7 and VFPv4 implementations).
|
2013-05-24 08:26:19 +10:00 |
|
Sacha
|
471ddd6380
|
Simplify armjit.
|
2013-03-26 02:41:15 +10:00 |
|
Henrik Rydgard
|
216dc7ad65
|
Optimize some common ops for immediates
|
2013-03-10 00:48:44 +01:00 |
|
Unknown W. Brackets
|
a589361b82
|
Call GEtImm() before Map* in case of overlap.
|
2013-03-09 14:39:17 -08:00 |
|
Unknown W. Brackets
|
9100c4a5a2
|
armjit: Don't MapReg before checking for IsImm().
|
2013-03-09 11:57:02 -08:00 |
|
Sacha
|
6adb6762f2
|
Enable instructions: ceil, ins (confirmed working). Buildfix for Qt platforms.
|
2013-03-08 12:36:04 +10:00 |
|
Unknown W. Brackets
|
925e4e42bd
|
armjit: Disable ext for now, breaks Disgaea?
|
2013-03-07 02:08:45 -08:00 |
|
Unknown W. Brackets
|
028e85dc92
|
Cleanup some differences between the two jits.
|
2013-03-07 02:08:44 -08:00 |
|
Henrik Rydgard
|
6702f0c78c
|
Tiny optimization and bugfix
|
2013-03-07 00:47:48 +01:00 |
|
Henrik Rydgard
|
963a6603fc
|
Fix two armjit bugs the testrunner found.
|
2013-03-07 00:37:00 +01:00 |
|
Sacha
|
94a11ef3c0
|
Armjit: Implement movn, movz
|
2013-03-07 04:11:48 +10:00 |
|
Sacha
|
87de6be239
|
Fix the shift regs in ARM JIT that were causing graphical issues in some games. Set avoidload flag.
|
2013-03-07 02:39:28 +10:00 |
|
Sacha
|
ae3b881a7f
|
Use correct args for Operand2(..) through armjit. Fix STR(..).
|
2013-03-07 00:59:07 +10:00 |
|
Sacha
|
9152d2f2bb
|
Armjit: Optimise swl+swr and lwl+lwr cases that can be combined to a single sw or lw. Add shift flags to STR/LDR. Add EatInstruction to ArmJit.
|
2013-03-06 02:11:36 +10:00 |
|
Sacha
|
33c6df55db
|
Build fix
|
2013-03-05 15:20:14 +10:00 |
|
Sacha
|
65a83d70c7
|
Armjit: Implement clo as well. Fix up the reg usage in div/divu comment.
|
2013-03-05 15:14:22 +10:00 |
|