Unknown W. Brackets
|
1fad623397
|
x86jit: Fix spill on sc in longer block.
|
2023-09-11 22:29:46 -07:00 |
|
Henrik Rydgård
|
23aedf1e63
|
More sensible approach to the sc problem that broke Beats
|
2023-09-11 16:07:21 +02:00 |
|
Henrik Rydgård
|
accd9b1f2c
|
sc instruction: Make sure the rt register is mapped. Fixes Beats.
|
2023-09-11 14:18:58 +02:00 |
|
Henrik Rydgård
|
a84f08e55e
|
Typo fix
See #18080
|
2023-09-06 11:21:41 +02:00 |
|
Henrik Rydgård
|
1bfa566b3d
|
Merge pull request #18081 from unknownbrackets/arm64jit-float
arm64jit: Implement some float compares and conversions
|
2023-09-06 10:11:56 +02:00 |
|
Unknown W. Brackets
|
97d9a7f07f
|
arm64jit: Implement FCmp.
|
2023-09-06 00:09:26 -07:00 |
|
Unknown W. Brackets
|
0fc337cdc1
|
x86jit: Correct jitbase range comparison.
|
2023-09-05 23:56:36 -07:00 |
|
Unknown W. Brackets
|
85b80bc9e5
|
arm64jit: Implement load/store in IR.
|
2023-09-04 00:04:36 -07:00 |
|
Henrik Rydgård
|
2f300c2023
|
Merge pull request #18060 from unknownbrackets/x86-jitbase
x86jit: Bake emuhack mask into jitbase
|
2023-09-03 22:53:23 +02:00 |
|
Henrik Rydgård
|
daa0586641
|
Merge pull request #18059 from unknownbrackets/arm64-ir-jit
arm64jit: Add initial base for IR jit
|
2023-09-03 22:33:24 +02:00 |
|
Unknown W. Brackets
|
1d152a1486
|
x86jit: Bake emuhack mask into jitbase.
|
2023-09-03 12:49:36 -07:00 |
|
Henrik Rydgård
|
4694a11b9f
|
Merge pull request #18053 from unknownbrackets/x86-jit-debug
x86jit: Handle breakpoints
|
2023-09-03 21:45:48 +02:00 |
|
Unknown W. Brackets
|
60bcc5b083
|
x86jit: Handle breakpoints.
Otherwise, we don't actually break until later, which isn't great.
Could be more optimal, "rewinding" regcache state.
|
2023-09-03 12:28:11 -07:00 |
|
Unknown W. Brackets
|
1b756ff8c1
|
arm64jit: Add initial base for IR jit.
This works, but very slowly at this point.
|
2023-09-03 12:14:28 -07:00 |
|
Unknown W. Brackets
|
c7304eccdb
|
x86jit: Avoid R15 for jitbase if near ctxreg.
|
2023-09-02 23:05:56 -07:00 |
|
Henrik Rydgård
|
f6c1493373
|
Merge pull request #18048 from unknownbrackets/irjit-vec4
IR: Add a pass to keep things in vec4 more
|
2023-09-02 15:11:06 +02:00 |
|
Henrik Rydgård
|
20dedec07e
|
Merge pull request #18046 from unknownbrackets/x86-jit-reduce
x86jit: Reduce bloat further
|
2023-09-02 13:37:20 +02:00 |
|
Unknown W. Brackets
|
becad54923
|
x86jit: Maintain Vec4 on FMov extract.
|
2023-09-01 22:35:59 -07:00 |
|
Unknown W. Brackets
|
9bac755491
|
x86jit: Avoid pointerify if clobbered.
For x86, it's not worth it for one.
|
2023-09-01 22:34:22 -07:00 |
|
Unknown W. Brackets
|
b370a89ef2
|
x86jit: Reduce block link padding.
Reduces bloat a good bit.
|
2023-09-01 22:33:02 -07:00 |
|
Unknown W. Brackets
|
c5d0e1d0cc
|
x86jit: Implement float to integer.
|
2023-09-01 22:31:25 -07:00 |
|
Henrik Rydgård
|
351de6eb25
|
Merge pull request #18026 from unknownbrackets/x86-jit-float
x86jit: Fix vsat0 saturate
|
2023-08-31 08:28:50 +02:00 |
|
Unknown W. Brackets
|
bcac804cc5
|
x86jit: Fix vsat0 saturate.
|
2023-08-30 23:07:57 -07:00 |
|
Henrik Rydgård
|
5321cb97fd
|
Merge pull request #18007 from unknownbrackets/x86-jit-lsu
x86jit: Implement CondStore
|
2023-08-29 09:06:43 +02:00 |
|
Unknown W. Brackets
|
8233fdfd91
|
x86jit: Implement CondStore.
|
2023-08-28 23:32:49 -07:00 |
|