Sacha
|
ae3b881a7f
|
Use correct args for Operand2(..) through armjit. Fix STR(..).
|
2013-03-07 00:59:07 +10:00 |
|
Sacha
|
9152d2f2bb
|
Armjit: Optimise swl+swr and lwl+lwr cases that can be combined to a single sw or lw. Add shift flags to STR/LDR. Add EatInstruction to ArmJit.
|
2013-03-06 02:11:36 +10:00 |
|
Sacha
|
33c6df55db
|
Build fix
|
2013-03-05 15:20:14 +10:00 |
|
Sacha
|
65a83d70c7
|
Armjit: Implement clo as well. Fix up the reg usage in div/divu comment.
|
2013-03-05 15:14:22 +10:00 |
|
Sacha
|
60b84e71d5
|
Armjit: Re-enable reg shifts. Thanks [Unknown] for finding the issue.
|
2013-03-05 14:55:33 +10:00 |
|
Sacha
|
4641cf376f
|
Armjit: Implement CLZ instruction. Disable reg shifts for now (breaks Wipeout Pure).
|
2013-03-05 14:16:35 +10:00 |
|
Sacha
|
4a56ebd0a0
|
Armjit: Add sllv, srlv, srav instructions (reg shift).
|
2013-03-05 13:52:03 +10:00 |
|
Sacha
|
10ad797c6d
|
Armjit stubs.
Add a double encoding for VCVT. Implement integer divide (but not working yet). Stubs for msub/msubu. Don't detect vfpv3 on Symbian.
|
2013-03-05 13:16:08 +10:00 |
|
Sacha
|
d5feb4d3ff
|
Quick build fix
|
2013-03-05 03:13:33 +10:00 |
|
Sacha
|
1089a31a45
|
Armjit: add reverse bit instruction.
|
2013-03-05 02:58:51 +10:00 |
|
Sacha
|
bce3295950
|
Fix graphical issues. DISABLE INS instruction for now. Fix OR (it was doing AND).
|
2013-03-04 22:09:45 +10:00 |
|
Henrik Rydgard
|
165cfe53a3
|
Quick ins bugfix
|
2013-03-04 00:06:33 +01:00 |
|
Henrik Rydgard
|
7dc75d87b5
|
armjit: Re-enable ext/ins, safer implementation. arm7 path disabled for now.
|
2013-03-03 23:17:21 +01:00 |
|
Henrik Rydgard
|
1cddc86e05
|
armjit: Temporarily disable ext/ins as they appear to have broken Persona 3 somehow.
|
2013-03-03 22:26:20 +01:00 |
|
Henrik Rydgard
|
650c02c3a5
|
Some more armjit work (ext, ins) and VFPU prefix clamps (not enabled)
|
2013-03-03 17:36:22 +01:00 |
|
Henrik Rydgard
|
3c640a0f1e
|
armjit: seb and seh instructions
|
2013-03-03 15:29:13 +01:00 |
|
Unknown W. Brackets
|
d647816d10
|
Add CONDITIONAL_DISABLE to all armjit funcs.
|
2013-03-03 01:40:55 -08:00 |
|
Henrik Rydgard
|
516ca8a0c4
|
Merge branch 'master' into armjit-fpu
Conflicts:
Core/MIPS/ARM/ArmJit.h
Core/MIPS/x86/CompVFPU.cpp
GPU/GLES/Framebuffer.cpp
|
2013-02-28 23:56:28 +01:00 |
|
Henrik Rydgard
|
28575d4672
|
Fix the avoidLoad flag in the arm regalloc
|
2013-02-28 23:45:47 +01:00 |
|
Sacha
|
35a57be115
|
ARMJIT: Implement MADD, MADDU. Do bitrev if it takes an immediate. Fix a bug where MULTU was being passed through to the interpreter.
|
2013-02-28 23:45:46 +01:00 |
|
Sacha
|
d3f7def328
|
ARMJIT: min, max implementations.
|
2013-03-01 02:17:39 +10:00 |
|
Unknown W. Brackets
|
4e8359bae2
|
Fix Comp_ShiftType not using ROR.
Untested but looks right? Reported by @xsacha.
|
2013-02-24 22:58:31 -08:00 |
|
Unknown W. Brackets
|
313ffdb495
|
Add a stub for clz/clo in x86 jit.
|
2013-02-21 01:25:02 -08:00 |
|
Henrik Rydgard
|
048cf35922
|
More ARMJit FPU work - some instructions and optimizations.
|
2013-02-14 00:02:09 +01:00 |
|
Henrik Rydgard
|
78923f5538
|
Jit a little more (vfpu single load/store, transfer instructions)
|
2013-02-10 12:14:55 +01:00 |
|