dasharo/coreboot
0
0
Fork 0
mirror of https://github.com/Dasharo/coreboot.git synced 2026-06-13 10:16:48 -07:00
Code Issues Packages Projects Releases Wiki Activity

src/soc/intel/alderlake/chip.c: workaround incorrect ACPI names for PCIe endpoints

Browse Source 
Change-Id: Ic25f451b81bfdd9fcf0821b1cf87da746c4257f6
Upstream-Status: Pending
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com>
This commit is contained in:
Michał Żygowski
2025-03-13 17:50:23 +02:00
committed by Sergii Dmytruk
parent f132a3520c
commit 7071304089
1 changed files with 7 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/soc/intel/alderlake/chip.c
+7 -1
View File
@@ -74,7 +74,13 @@ const char *soc_acpi_name(const struct device *dev)
return NULL;
switch (dev->path.pci.devfn) {
case SA_DEVFN_ROOT: return "MCHC";
case SA_DEVFN_ROOT:
/* MCHC only for bus 0 */
if (dev->upstream && dev->upstream->secondary == 0)
return "MCHC";
else
/* FIXME: handle RTD3 generic dev path in PEP to return correct acpi_name */
return "PXSX";
#if CONFIG(SOC_INTEL_ALDERLAKE_PCH_S)
case SA_DEVFN_CPU_PCIE1_0: return "PEG1";
case SA_DEVFN_CPU_PCIE1_1: return "PEG2";