You've already forked linux-rockchip
mirror of
https://github.com/armbian/linux-rockchip.git
synced 2026-01-06 11:08:10 -08:00
Merge 5.10.64 into android12-5.10-lts
Changes in 5.10.64 igmp: Add ip_mc_list lock in ip_check_mc_rcu USB: serial: mos7720: improve OOM-handling in read_mos_reg() net: ll_temac: Remove left-over debug message mm/page_alloc: speed up the iteration of max_order net: kcov: don't select SKB_EXTENSIONS when there is no NET serial: 8250: 8250_omap: Fix unused variable warning net: linux/skbuff.h: combine SKB_EXTENSIONS + KCOV handling tty: drop termiox user definitions Revert "r8169: avoid link-up interrupt issue on RTL8106e if user enables ASPM" x86/events/amd/iommu: Fix invalid Perf result due to IOMMU PMC power-gating blk-mq: fix kernel panic during iterating over flush request blk-mq: fix is_flush_rq netfilter: nftables: avoid potential overflows on 32bit arches netfilter: nf_tables: initialize set before expression setup netfilter: nftables: clone set element expression template blk-mq: clearing flush request reference in tags->rqs[] ALSA: usb-audio: Add registration quirk for JBL Quantum 800 usb: host: xhci-rcar: Don't reload firmware after the completion usb: gadget: tegra-xudc: fix the wrong mult value for HS isoc or intr usb: mtu3: restore HS function when set SS/SSP usb: mtu3: use @mult for HS isoc or intr usb: mtu3: fix the wrong HS mult value xhci: fix even more unsafe memory usage in xhci tracing xhci: fix unsafe memory usage in xhci tracing x86/reboot: Limit Dell Optiplex 990 quirk to early BIOS versions PCI: Call Max Payload Size-related fixup quirks early Linux 5.10.64 Signed-off-by: Greg Kroah-Hartman <gregkh@google.com> Change-Id: I2269075a6d5eb6121b6e42a28d4f3fd0c252695c
This commit is contained in:
2
Makefile
2
Makefile
@@ -1,7 +1,7 @@
|
||||
# SPDX-License-Identifier: GPL-2.0
|
||||
VERSION = 5
|
||||
PATCHLEVEL = 10
|
||||
SUBLEVEL = 63
|
||||
SUBLEVEL = 64
|
||||
EXTRAVERSION =
|
||||
NAME = Dare mighty things
|
||||
|
||||
|
||||
@@ -18,8 +18,6 @@
|
||||
#include "../perf_event.h"
|
||||
#include "iommu.h"
|
||||
|
||||
#define COUNTER_SHIFT 16
|
||||
|
||||
/* iommu pmu conf masks */
|
||||
#define GET_CSOURCE(x) ((x)->conf & 0xFFULL)
|
||||
#define GET_DEVID(x) (((x)->conf >> 8) & 0xFFFFULL)
|
||||
@@ -285,22 +283,31 @@ static void perf_iommu_start(struct perf_event *event, int flags)
|
||||
WARN_ON_ONCE(!(hwc->state & PERF_HES_UPTODATE));
|
||||
hwc->state = 0;
|
||||
|
||||
/*
|
||||
* To account for power-gating, which prevents write to
|
||||
* the counter, we need to enable the counter
|
||||
* before setting up counter register.
|
||||
*/
|
||||
perf_iommu_enable_event(event);
|
||||
|
||||
if (flags & PERF_EF_RELOAD) {
|
||||
u64 prev_raw_count = local64_read(&hwc->prev_count);
|
||||
u64 count = 0;
|
||||
struct amd_iommu *iommu = perf_event_2_iommu(event);
|
||||
|
||||
/*
|
||||
* Since the IOMMU PMU only support counting mode,
|
||||
* the counter always start with value zero.
|
||||
*/
|
||||
amd_iommu_pc_set_reg(iommu, hwc->iommu_bank, hwc->iommu_cntr,
|
||||
IOMMU_PC_COUNTER_REG, &prev_raw_count);
|
||||
IOMMU_PC_COUNTER_REG, &count);
|
||||
}
|
||||
|
||||
perf_iommu_enable_event(event);
|
||||
perf_event_update_userpage(event);
|
||||
|
||||
}
|
||||
|
||||
static void perf_iommu_read(struct perf_event *event)
|
||||
{
|
||||
u64 count, prev, delta;
|
||||
u64 count;
|
||||
struct hw_perf_event *hwc = &event->hw;
|
||||
struct amd_iommu *iommu = perf_event_2_iommu(event);
|
||||
|
||||
@@ -311,14 +318,11 @@ static void perf_iommu_read(struct perf_event *event)
|
||||
/* IOMMU pc counter register is only 48 bits */
|
||||
count &= GENMASK_ULL(47, 0);
|
||||
|
||||
prev = local64_read(&hwc->prev_count);
|
||||
if (local64_cmpxchg(&hwc->prev_count, prev, count) != prev)
|
||||
return;
|
||||
|
||||
/* Handle 48-bit counter overflow */
|
||||
delta = (count << COUNTER_SHIFT) - (prev << COUNTER_SHIFT);
|
||||
delta >>= COUNTER_SHIFT;
|
||||
local64_add(delta, &event->count);
|
||||
/*
|
||||
* Since the counter always start with value zero,
|
||||
* simply just accumulate the count for the event.
|
||||
*/
|
||||
local64_add(count, &event->count);
|
||||
}
|
||||
|
||||
static void perf_iommu_stop(struct perf_event *event, int flags)
|
||||
@@ -328,15 +332,16 @@ static void perf_iommu_stop(struct perf_event *event, int flags)
|
||||
if (hwc->state & PERF_HES_UPTODATE)
|
||||
return;
|
||||
|
||||
/*
|
||||
* To account for power-gating, in which reading the counter would
|
||||
* return zero, we need to read the register before disabling.
|
||||
*/
|
||||
perf_iommu_read(event);
|
||||
hwc->state |= PERF_HES_UPTODATE;
|
||||
|
||||
perf_iommu_disable_event(event);
|
||||
WARN_ON_ONCE(hwc->state & PERF_HES_STOPPED);
|
||||
hwc->state |= PERF_HES_STOPPED;
|
||||
|
||||
if (hwc->state & PERF_HES_UPTODATE)
|
||||
return;
|
||||
|
||||
perf_iommu_read(event);
|
||||
hwc->state |= PERF_HES_UPTODATE;
|
||||
}
|
||||
|
||||
static int perf_iommu_add(struct perf_event *event, int flags)
|
||||
|
||||
@@ -388,10 +388,11 @@ static const struct dmi_system_id reboot_dmi_table[] __initconst = {
|
||||
},
|
||||
{ /* Handle problems with rebooting on the OptiPlex 990. */
|
||||
.callback = set_pci_reboot,
|
||||
.ident = "Dell OptiPlex 990",
|
||||
.ident = "Dell OptiPlex 990 BIOS A0x",
|
||||
.matches = {
|
||||
DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
|
||||
DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex 990"),
|
||||
DMI_MATCH(DMI_BIOS_VERSION, "A0"),
|
||||
},
|
||||
},
|
||||
{ /* Handle problems with rebooting on Dell 300's */
|
||||
|
||||
@@ -120,7 +120,6 @@ void blk_rq_init(struct request_queue *q, struct request *rq)
|
||||
rq->internal_tag = BLK_MQ_NO_TAG;
|
||||
rq->start_time_ns = ktime_get_ns();
|
||||
rq->part = NULL;
|
||||
refcount_set(&rq->ref, 1);
|
||||
blk_crypto_rq_set_defaults(rq);
|
||||
}
|
||||
EXPORT_SYMBOL(blk_rq_init);
|
||||
|
||||
@@ -263,6 +263,11 @@ static void flush_end_io(struct request *flush_rq, blk_status_t error)
|
||||
spin_unlock_irqrestore(&fq->mq_flush_lock, flags);
|
||||
}
|
||||
|
||||
bool is_flush_rq(struct request *rq)
|
||||
{
|
||||
return rq->end_io == flush_end_io;
|
||||
}
|
||||
|
||||
/**
|
||||
* blk_kick_flush - consider issuing flush request
|
||||
* @q: request_queue being kicked
|
||||
@@ -330,6 +335,14 @@ static void blk_kick_flush(struct request_queue *q, struct blk_flush_queue *fq,
|
||||
flush_rq->rq_flags |= RQF_FLUSH_SEQ;
|
||||
flush_rq->rq_disk = first_rq->rq_disk;
|
||||
flush_rq->end_io = flush_end_io;
|
||||
/*
|
||||
* Order WRITE ->end_io and WRITE rq->ref, and its pair is the one
|
||||
* implied in refcount_inc_not_zero() called from
|
||||
* blk_mq_find_and_get_req(), which orders WRITE/READ flush_rq->ref
|
||||
* and READ flush_rq->end_io
|
||||
*/
|
||||
smp_wmb();
|
||||
refcount_set(&flush_rq->ref, 1);
|
||||
|
||||
blk_flush_queue_rq(flush_rq, false);
|
||||
}
|
||||
|
||||
@@ -933,7 +933,7 @@ static bool blk_mq_req_expired(struct request *rq, unsigned long *next)
|
||||
|
||||
void blk_mq_put_rq_ref(struct request *rq)
|
||||
{
|
||||
if (is_flush_rq(rq, rq->mq_hctx))
|
||||
if (is_flush_rq(rq))
|
||||
rq->end_io(rq, 0);
|
||||
else if (refcount_dec_and_test(&rq->ref))
|
||||
__blk_mq_free_request(rq);
|
||||
|
||||
@@ -44,11 +44,7 @@ static inline void __blk_get_queue(struct request_queue *q)
|
||||
kobject_get(&q->kobj);
|
||||
}
|
||||
|
||||
static inline bool
|
||||
is_flush_rq(struct request *req, struct blk_mq_hw_ctx *hctx)
|
||||
{
|
||||
return hctx->fq->flush_rq == req;
|
||||
}
|
||||
bool is_flush_rq(struct request *req);
|
||||
|
||||
struct blk_flush_queue *blk_alloc_flush_queue(int node, int cmd_size,
|
||||
gfp_t flags);
|
||||
|
||||
@@ -3547,6 +3547,7 @@ static void rtl_hw_start_8106(struct rtl8169_private *tp)
|
||||
rtl_eri_write(tp, 0x1b0, ERIAR_MASK_0011, 0x0000);
|
||||
|
||||
rtl_pcie_state_l2l3_disable(tp);
|
||||
rtl_hw_aspm_clkreq_enable(tp, true);
|
||||
}
|
||||
|
||||
DECLARE_RTL_COND(rtl_mac_ocp_e00e_cond)
|
||||
|
||||
@@ -942,10 +942,8 @@ temac_start_xmit(struct sk_buff *skb, struct net_device *ndev)
|
||||
wmb();
|
||||
lp->dma_out(lp, TX_TAILDESC_PTR, tail_p); /* DMA start */
|
||||
|
||||
if (temac_check_tx_bd_space(lp, MAX_SKB_FRAGS + 1)) {
|
||||
netdev_info(ndev, "%s -> netif_stop_queue\n", __func__);
|
||||
if (temac_check_tx_bd_space(lp, MAX_SKB_FRAGS + 1))
|
||||
netif_stop_queue(ndev);
|
||||
}
|
||||
|
||||
return NETDEV_TX_OK;
|
||||
}
|
||||
|
||||
@@ -3246,12 +3246,12 @@ static void fixup_mpss_256(struct pci_dev *dev)
|
||||
{
|
||||
dev->pcie_mpss = 1; /* 256 bytes */
|
||||
}
|
||||
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SOLARFLARE,
|
||||
PCI_DEVICE_ID_SOLARFLARE_SFC4000A_0, fixup_mpss_256);
|
||||
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SOLARFLARE,
|
||||
PCI_DEVICE_ID_SOLARFLARE_SFC4000A_1, fixup_mpss_256);
|
||||
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_SOLARFLARE,
|
||||
PCI_DEVICE_ID_SOLARFLARE_SFC4000B, fixup_mpss_256);
|
||||
DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SOLARFLARE,
|
||||
PCI_DEVICE_ID_SOLARFLARE_SFC4000A_0, fixup_mpss_256);
|
||||
DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SOLARFLARE,
|
||||
PCI_DEVICE_ID_SOLARFLARE_SFC4000A_1, fixup_mpss_256);
|
||||
DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SOLARFLARE,
|
||||
PCI_DEVICE_ID_SOLARFLARE_SFC4000B, fixup_mpss_256);
|
||||
|
||||
/*
|
||||
* Intel 5000 and 5100 Memory controllers have an erratum with read completion
|
||||
|
||||
@@ -538,6 +538,11 @@ static void omap_8250_pm(struct uart_port *port, unsigned int state,
|
||||
static void omap_serial_fill_features_erratas(struct uart_8250_port *up,
|
||||
struct omap8250_priv *priv)
|
||||
{
|
||||
const struct soc_device_attribute k3_soc_devices[] = {
|
||||
{ .family = "AM65X", },
|
||||
{ .family = "J721E", .revision = "SR1.0" },
|
||||
{ /* sentinel */ }
|
||||
};
|
||||
u32 mvr, scheme;
|
||||
u16 revision, major, minor;
|
||||
|
||||
@@ -585,6 +590,14 @@ static void omap_serial_fill_features_erratas(struct uart_8250_port *up,
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
/*
|
||||
* AM65x SR1.0, AM65x SR2.0 and J721e SR1.0 don't
|
||||
* don't have RHR_IT_DIS bit in IER2 register. So drop to flag
|
||||
* to enable errata workaround.
|
||||
*/
|
||||
if (soc_device_match(k3_soc_devices))
|
||||
priv->habit &= ~UART_HAS_RHR_IT_DIS;
|
||||
}
|
||||
|
||||
static void omap8250_uart_qos_work(struct work_struct *work)
|
||||
@@ -1208,12 +1221,6 @@ static int omap8250_no_handle_irq(struct uart_port *port)
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct soc_device_attribute k3_soc_devices[] = {
|
||||
{ .family = "AM65X", },
|
||||
{ .family = "J721E", .revision = "SR1.0" },
|
||||
{ /* sentinel */ }
|
||||
};
|
||||
|
||||
static struct omap8250_dma_params am654_dma = {
|
||||
.rx_size = SZ_2K,
|
||||
.rx_trigger = 1,
|
||||
@@ -1419,13 +1426,6 @@ static int omap8250_probe(struct platform_device *pdev)
|
||||
up.dma->rxconf.src_maxburst = RX_TRIGGER;
|
||||
up.dma->txconf.dst_maxburst = TX_TRIGGER;
|
||||
}
|
||||
|
||||
/*
|
||||
* AM65x SR1.0, AM65x SR2.0 and J721e SR1.0 don't
|
||||
* don't have RHR_IT_DIS bit in IER2 register
|
||||
*/
|
||||
if (soc_device_match(k3_soc_devices))
|
||||
priv->habit &= ~UART_HAS_RHR_IT_DIS;
|
||||
}
|
||||
#endif
|
||||
ret = serial8250_register_8250_port(&up);
|
||||
|
||||
@@ -1610,7 +1610,7 @@ static void tegra_xudc_ep_context_setup(struct tegra_xudc_ep *ep)
|
||||
u16 maxpacket, maxburst = 0, esit = 0;
|
||||
u32 val;
|
||||
|
||||
maxpacket = usb_endpoint_maxp(desc) & 0x7ff;
|
||||
maxpacket = usb_endpoint_maxp(desc);
|
||||
if (xudc->gadget.speed == USB_SPEED_SUPER) {
|
||||
if (!usb_endpoint_xfer_control(desc))
|
||||
maxburst = comp_desc->bMaxBurst;
|
||||
@@ -1621,7 +1621,7 @@ static void tegra_xudc_ep_context_setup(struct tegra_xudc_ep *ep)
|
||||
(usb_endpoint_xfer_int(desc) ||
|
||||
usb_endpoint_xfer_isoc(desc))) {
|
||||
if (xudc->gadget.speed == USB_SPEED_HIGH) {
|
||||
maxburst = (usb_endpoint_maxp(desc) >> 11) & 0x3;
|
||||
maxburst = usb_endpoint_maxp_mult(desc) - 1;
|
||||
if (maxburst == 0x3) {
|
||||
dev_warn(xudc->dev,
|
||||
"invalid endpoint maxburst\n");
|
||||
|
||||
@@ -198,12 +198,13 @@ static void xhci_ring_dump_segment(struct seq_file *s,
|
||||
int i;
|
||||
dma_addr_t dma;
|
||||
union xhci_trb *trb;
|
||||
char str[XHCI_MSG_MAX];
|
||||
|
||||
for (i = 0; i < TRBS_PER_SEGMENT; i++) {
|
||||
trb = &seg->trbs[i];
|
||||
dma = seg->dma + i * sizeof(*trb);
|
||||
seq_printf(s, "%pad: %s\n", &dma,
|
||||
xhci_decode_trb(le32_to_cpu(trb->generic.field[0]),
|
||||
xhci_decode_trb(str, XHCI_MSG_MAX, le32_to_cpu(trb->generic.field[0]),
|
||||
le32_to_cpu(trb->generic.field[1]),
|
||||
le32_to_cpu(trb->generic.field[2]),
|
||||
le32_to_cpu(trb->generic.field[3])));
|
||||
@@ -260,11 +261,13 @@ static int xhci_slot_context_show(struct seq_file *s, void *unused)
|
||||
struct xhci_slot_ctx *slot_ctx;
|
||||
struct xhci_slot_priv *priv = s->private;
|
||||
struct xhci_virt_device *dev = priv->dev;
|
||||
char str[XHCI_MSG_MAX];
|
||||
|
||||
xhci = hcd_to_xhci(bus_to_hcd(dev->udev->bus));
|
||||
slot_ctx = xhci_get_slot_ctx(xhci, dev->out_ctx);
|
||||
seq_printf(s, "%pad: %s\n", &dev->out_ctx->dma,
|
||||
xhci_decode_slot_context(le32_to_cpu(slot_ctx->dev_info),
|
||||
xhci_decode_slot_context(str,
|
||||
le32_to_cpu(slot_ctx->dev_info),
|
||||
le32_to_cpu(slot_ctx->dev_info2),
|
||||
le32_to_cpu(slot_ctx->tt_info),
|
||||
le32_to_cpu(slot_ctx->dev_state)));
|
||||
@@ -280,6 +283,7 @@ static int xhci_endpoint_context_show(struct seq_file *s, void *unused)
|
||||
struct xhci_ep_ctx *ep_ctx;
|
||||
struct xhci_slot_priv *priv = s->private;
|
||||
struct xhci_virt_device *dev = priv->dev;
|
||||
char str[XHCI_MSG_MAX];
|
||||
|
||||
xhci = hcd_to_xhci(bus_to_hcd(dev->udev->bus));
|
||||
|
||||
@@ -287,7 +291,8 @@ static int xhci_endpoint_context_show(struct seq_file *s, void *unused)
|
||||
ep_ctx = xhci_get_ep_ctx(xhci, dev->out_ctx, ep_index);
|
||||
dma = dev->out_ctx->dma + (ep_index + 1) * CTX_SIZE(xhci->hcc_params);
|
||||
seq_printf(s, "%pad: %s\n", &dma,
|
||||
xhci_decode_ep_context(le32_to_cpu(ep_ctx->ep_info),
|
||||
xhci_decode_ep_context(str,
|
||||
le32_to_cpu(ep_ctx->ep_info),
|
||||
le32_to_cpu(ep_ctx->ep_info2),
|
||||
le64_to_cpu(ep_ctx->deq),
|
||||
le32_to_cpu(ep_ctx->tx_info)));
|
||||
@@ -341,9 +346,10 @@ static int xhci_portsc_show(struct seq_file *s, void *unused)
|
||||
{
|
||||
struct xhci_port *port = s->private;
|
||||
u32 portsc;
|
||||
char str[XHCI_MSG_MAX];
|
||||
|
||||
portsc = readl(port->addr);
|
||||
seq_printf(s, "%s\n", xhci_decode_portsc(portsc));
|
||||
seq_printf(s, "%s\n", xhci_decode_portsc(str, portsc));
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
@@ -134,6 +134,13 @@ static int xhci_rcar_download_firmware(struct usb_hcd *hcd)
|
||||
const struct soc_device_attribute *attr;
|
||||
const char *firmware_name;
|
||||
|
||||
/*
|
||||
* According to the datasheet, "Upon the completion of FW Download,
|
||||
* there is no need to write or reload FW".
|
||||
*/
|
||||
if (readl(regs + RCAR_USB3_DL_CTRL) & RCAR_USB3_DL_CTRL_FW_SUCCESS)
|
||||
return 0;
|
||||
|
||||
attr = soc_device_match(rcar_quirks_match);
|
||||
if (attr)
|
||||
quirks = (uintptr_t)attr->data;
|
||||
|
||||
@@ -1214,6 +1214,7 @@ void xhci_stop_endpoint_command_watchdog(struct timer_list *t)
|
||||
struct xhci_hcd *xhci = ep->xhci;
|
||||
unsigned long flags;
|
||||
u32 usbsts;
|
||||
char str[XHCI_MSG_MAX];
|
||||
|
||||
spin_lock_irqsave(&xhci->lock, flags);
|
||||
|
||||
@@ -1227,7 +1228,7 @@ void xhci_stop_endpoint_command_watchdog(struct timer_list *t)
|
||||
usbsts = readl(&xhci->op_regs->status);
|
||||
|
||||
xhci_warn(xhci, "xHCI host not responding to stop endpoint command.\n");
|
||||
xhci_warn(xhci, "USBSTS:%s\n", xhci_decode_usbsts(usbsts));
|
||||
xhci_warn(xhci, "USBSTS:%s\n", xhci_decode_usbsts(str, usbsts));
|
||||
|
||||
ep->ep_state &= ~EP_STOP_CMD_PENDING;
|
||||
|
||||
|
||||
@@ -25,8 +25,6 @@
|
||||
#include "xhci.h"
|
||||
#include "xhci-dbgcap.h"
|
||||
|
||||
#define XHCI_MSG_MAX 500
|
||||
|
||||
DECLARE_EVENT_CLASS(xhci_log_msg,
|
||||
TP_PROTO(struct va_format *vaf),
|
||||
TP_ARGS(vaf),
|
||||
@@ -122,6 +120,7 @@ DECLARE_EVENT_CLASS(xhci_log_trb,
|
||||
__field(u32, field1)
|
||||
__field(u32, field2)
|
||||
__field(u32, field3)
|
||||
__dynamic_array(char, str, XHCI_MSG_MAX)
|
||||
),
|
||||
TP_fast_assign(
|
||||
__entry->type = ring->type;
|
||||
@@ -131,7 +130,7 @@ DECLARE_EVENT_CLASS(xhci_log_trb,
|
||||
__entry->field3 = le32_to_cpu(trb->field[3]);
|
||||
),
|
||||
TP_printk("%s: %s", xhci_ring_type_string(__entry->type),
|
||||
xhci_decode_trb(__entry->field0, __entry->field1,
|
||||
xhci_decode_trb(__get_str(str), XHCI_MSG_MAX, __entry->field0, __entry->field1,
|
||||
__entry->field2, __entry->field3)
|
||||
)
|
||||
);
|
||||
@@ -323,6 +322,7 @@ DECLARE_EVENT_CLASS(xhci_log_ep_ctx,
|
||||
__field(u32, info2)
|
||||
__field(u64, deq)
|
||||
__field(u32, tx_info)
|
||||
__dynamic_array(char, str, XHCI_MSG_MAX)
|
||||
),
|
||||
TP_fast_assign(
|
||||
__entry->info = le32_to_cpu(ctx->ep_info);
|
||||
@@ -330,8 +330,8 @@ DECLARE_EVENT_CLASS(xhci_log_ep_ctx,
|
||||
__entry->deq = le64_to_cpu(ctx->deq);
|
||||
__entry->tx_info = le32_to_cpu(ctx->tx_info);
|
||||
),
|
||||
TP_printk("%s", xhci_decode_ep_context(__entry->info,
|
||||
__entry->info2, __entry->deq, __entry->tx_info)
|
||||
TP_printk("%s", xhci_decode_ep_context(__get_str(str),
|
||||
__entry->info, __entry->info2, __entry->deq, __entry->tx_info)
|
||||
)
|
||||
);
|
||||
|
||||
@@ -368,6 +368,7 @@ DECLARE_EVENT_CLASS(xhci_log_slot_ctx,
|
||||
__field(u32, info2)
|
||||
__field(u32, tt_info)
|
||||
__field(u32, state)
|
||||
__dynamic_array(char, str, XHCI_MSG_MAX)
|
||||
),
|
||||
TP_fast_assign(
|
||||
__entry->info = le32_to_cpu(ctx->dev_info);
|
||||
@@ -375,9 +376,9 @@ DECLARE_EVENT_CLASS(xhci_log_slot_ctx,
|
||||
__entry->tt_info = le64_to_cpu(ctx->tt_info);
|
||||
__entry->state = le32_to_cpu(ctx->dev_state);
|
||||
),
|
||||
TP_printk("%s", xhci_decode_slot_context(__entry->info,
|
||||
__entry->info2, __entry->tt_info,
|
||||
__entry->state)
|
||||
TP_printk("%s", xhci_decode_slot_context(__get_str(str),
|
||||
__entry->info, __entry->info2,
|
||||
__entry->tt_info, __entry->state)
|
||||
)
|
||||
);
|
||||
|
||||
@@ -432,12 +433,13 @@ DECLARE_EVENT_CLASS(xhci_log_ctrl_ctx,
|
||||
TP_STRUCT__entry(
|
||||
__field(u32, drop)
|
||||
__field(u32, add)
|
||||
__dynamic_array(char, str, XHCI_MSG_MAX)
|
||||
),
|
||||
TP_fast_assign(
|
||||
__entry->drop = le32_to_cpu(ctrl_ctx->drop_flags);
|
||||
__entry->add = le32_to_cpu(ctrl_ctx->add_flags);
|
||||
),
|
||||
TP_printk("%s", xhci_decode_ctrl_ctx(__entry->drop, __entry->add)
|
||||
TP_printk("%s", xhci_decode_ctrl_ctx(__get_str(str), __entry->drop, __entry->add)
|
||||
)
|
||||
);
|
||||
|
||||
@@ -523,6 +525,7 @@ DECLARE_EVENT_CLASS(xhci_log_portsc,
|
||||
TP_STRUCT__entry(
|
||||
__field(u32, portnum)
|
||||
__field(u32, portsc)
|
||||
__dynamic_array(char, str, XHCI_MSG_MAX)
|
||||
),
|
||||
TP_fast_assign(
|
||||
__entry->portnum = portnum;
|
||||
@@ -530,7 +533,7 @@ DECLARE_EVENT_CLASS(xhci_log_portsc,
|
||||
),
|
||||
TP_printk("port-%d: %s",
|
||||
__entry->portnum,
|
||||
xhci_decode_portsc(__entry->portsc)
|
||||
xhci_decode_portsc(__get_str(str), __entry->portsc)
|
||||
)
|
||||
);
|
||||
|
||||
@@ -555,13 +558,14 @@ DECLARE_EVENT_CLASS(xhci_log_doorbell,
|
||||
TP_STRUCT__entry(
|
||||
__field(u32, slot)
|
||||
__field(u32, doorbell)
|
||||
__dynamic_array(char, str, XHCI_MSG_MAX)
|
||||
),
|
||||
TP_fast_assign(
|
||||
__entry->slot = slot;
|
||||
__entry->doorbell = doorbell;
|
||||
),
|
||||
TP_printk("Ring doorbell for %s",
|
||||
xhci_decode_doorbell(__entry->slot, __entry->doorbell)
|
||||
xhci_decode_doorbell(__get_str(str), __entry->slot, __entry->doorbell)
|
||||
)
|
||||
);
|
||||
|
||||
|
||||
@@ -23,6 +23,9 @@
|
||||
#include "xhci-ext-caps.h"
|
||||
#include "pci-quirks.h"
|
||||
|
||||
/* max buffer size for trace and debug messages */
|
||||
#define XHCI_MSG_MAX 500
|
||||
|
||||
/* xHCI PCI Configuration Registers */
|
||||
#define XHCI_SBRN_OFFSET (0x60)
|
||||
|
||||
@@ -2297,15 +2300,14 @@ static inline char *xhci_slot_state_string(u32 state)
|
||||
}
|
||||
}
|
||||
|
||||
static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
u32 field3)
|
||||
static inline const char *xhci_decode_trb(char *str, size_t size,
|
||||
u32 field0, u32 field1, u32 field2, u32 field3)
|
||||
{
|
||||
static char str[256];
|
||||
int type = TRB_FIELD_TO_TYPE(field3);
|
||||
|
||||
switch (type) {
|
||||
case TRB_LINK:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"LINK %08x%08x intr %d type '%s' flags %c:%c:%c:%c",
|
||||
field1, field0, GET_INTR_TARGET(field2),
|
||||
xhci_trb_type_string(type),
|
||||
@@ -2322,7 +2324,7 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
case TRB_HC_EVENT:
|
||||
case TRB_DEV_NOTE:
|
||||
case TRB_MFINDEX_WRAP:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"TRB %08x%08x status '%s' len %d slot %d ep %d type '%s' flags %c:%c",
|
||||
field1, field0,
|
||||
xhci_trb_comp_code_string(GET_COMP_CODE(field2)),
|
||||
@@ -2335,7 +2337,8 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
|
||||
break;
|
||||
case TRB_SETUP:
|
||||
sprintf(str, "bRequestType %02x bRequest %02x wValue %02x%02x wIndex %02x%02x wLength %d length %d TD size %d intr %d type '%s' flags %c:%c:%c",
|
||||
snprintf(str, size,
|
||||
"bRequestType %02x bRequest %02x wValue %02x%02x wIndex %02x%02x wLength %d length %d TD size %d intr %d type '%s' flags %c:%c:%c",
|
||||
field0 & 0xff,
|
||||
(field0 & 0xff00) >> 8,
|
||||
(field0 & 0xff000000) >> 24,
|
||||
@@ -2352,7 +2355,8 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_DATA:
|
||||
sprintf(str, "Buffer %08x%08x length %d TD size %d intr %d type '%s' flags %c:%c:%c:%c:%c:%c:%c",
|
||||
snprintf(str, size,
|
||||
"Buffer %08x%08x length %d TD size %d intr %d type '%s' flags %c:%c:%c:%c:%c:%c:%c",
|
||||
field1, field0, TRB_LEN(field2), GET_TD_SIZE(field2),
|
||||
GET_INTR_TARGET(field2),
|
||||
xhci_trb_type_string(type),
|
||||
@@ -2365,7 +2369,8 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_STATUS:
|
||||
sprintf(str, "Buffer %08x%08x length %d TD size %d intr %d type '%s' flags %c:%c:%c:%c",
|
||||
snprintf(str, size,
|
||||
"Buffer %08x%08x length %d TD size %d intr %d type '%s' flags %c:%c:%c:%c",
|
||||
field1, field0, TRB_LEN(field2), GET_TD_SIZE(field2),
|
||||
GET_INTR_TARGET(field2),
|
||||
xhci_trb_type_string(type),
|
||||
@@ -2378,7 +2383,7 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
case TRB_ISOC:
|
||||
case TRB_EVENT_DATA:
|
||||
case TRB_TR_NOOP:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"Buffer %08x%08x length %d TD size %d intr %d type '%s' flags %c:%c:%c:%c:%c:%c:%c:%c",
|
||||
field1, field0, TRB_LEN(field2), GET_TD_SIZE(field2),
|
||||
GET_INTR_TARGET(field2),
|
||||
@@ -2395,21 +2400,21 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
|
||||
case TRB_CMD_NOOP:
|
||||
case TRB_ENABLE_SLOT:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: flags %c",
|
||||
xhci_trb_type_string(type),
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_DISABLE_SLOT:
|
||||
case TRB_NEG_BANDWIDTH:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: slot %d flags %c",
|
||||
xhci_trb_type_string(type),
|
||||
TRB_TO_SLOT_ID(field3),
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_ADDR_DEV:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: ctx %08x%08x slot %d flags %c:%c",
|
||||
xhci_trb_type_string(type),
|
||||
field1, field0,
|
||||
@@ -2418,7 +2423,7 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_CONFIG_EP:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: ctx %08x%08x slot %d flags %c:%c",
|
||||
xhci_trb_type_string(type),
|
||||
field1, field0,
|
||||
@@ -2427,7 +2432,7 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_EVAL_CONTEXT:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: ctx %08x%08x slot %d flags %c",
|
||||
xhci_trb_type_string(type),
|
||||
field1, field0,
|
||||
@@ -2435,7 +2440,7 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_RESET_EP:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: ctx %08x%08x slot %d ep %d flags %c:%c",
|
||||
xhci_trb_type_string(type),
|
||||
field1, field0,
|
||||
@@ -2456,7 +2461,7 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_SET_DEQ:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: deq %08x%08x stream %d slot %d ep %d flags %c",
|
||||
xhci_trb_type_string(type),
|
||||
field1, field0,
|
||||
@@ -2467,14 +2472,14 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_RESET_DEV:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: slot %d flags %c",
|
||||
xhci_trb_type_string(type),
|
||||
TRB_TO_SLOT_ID(field3),
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_FORCE_EVENT:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: event %08x%08x vf intr %d vf id %d flags %c",
|
||||
xhci_trb_type_string(type),
|
||||
field1, field0,
|
||||
@@ -2483,14 +2488,14 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_SET_LT:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: belt %d flags %c",
|
||||
xhci_trb_type_string(type),
|
||||
TRB_TO_BELT(field3),
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_GET_BW:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: ctx %08x%08x slot %d speed %d flags %c",
|
||||
xhci_trb_type_string(type),
|
||||
field1, field0,
|
||||
@@ -2499,7 +2504,7 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
case TRB_FORCE_HEADER:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"%s: info %08x%08x%08x pkt type %d roothub port %d flags %c",
|
||||
xhci_trb_type_string(type),
|
||||
field2, field1, field0 & 0xffffffe0,
|
||||
@@ -2508,7 +2513,7 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
field3 & TRB_CYCLE ? 'C' : 'c');
|
||||
break;
|
||||
default:
|
||||
sprintf(str,
|
||||
snprintf(str, size,
|
||||
"type '%s' -> raw %08x %08x %08x %08x",
|
||||
xhci_trb_type_string(type),
|
||||
field0, field1, field2, field3);
|
||||
@@ -2517,10 +2522,9 @@ static inline const char *xhci_decode_trb(u32 field0, u32 field1, u32 field2,
|
||||
return str;
|
||||
}
|
||||
|
||||
static inline const char *xhci_decode_ctrl_ctx(unsigned long drop,
|
||||
unsigned long add)
|
||||
static inline const char *xhci_decode_ctrl_ctx(char *str,
|
||||
unsigned long drop, unsigned long add)
|
||||
{
|
||||
static char str[1024];
|
||||
unsigned int bit;
|
||||
int ret = 0;
|
||||
|
||||
@@ -2546,10 +2550,9 @@ static inline const char *xhci_decode_ctrl_ctx(unsigned long drop,
|
||||
return str;
|
||||
}
|
||||
|
||||
static inline const char *xhci_decode_slot_context(u32 info, u32 info2,
|
||||
u32 tt_info, u32 state)
|
||||
static inline const char *xhci_decode_slot_context(char *str,
|
||||
u32 info, u32 info2, u32 tt_info, u32 state)
|
||||
{
|
||||
static char str[1024];
|
||||
u32 speed;
|
||||
u32 hub;
|
||||
u32 mtt;
|
||||
@@ -2633,9 +2636,8 @@ static inline const char *xhci_portsc_link_state_string(u32 portsc)
|
||||
return "Unknown";
|
||||
}
|
||||
|
||||
static inline const char *xhci_decode_portsc(u32 portsc)
|
||||
static inline const char *xhci_decode_portsc(char *str, u32 portsc)
|
||||
{
|
||||
static char str[256];
|
||||
int ret;
|
||||
|
||||
ret = sprintf(str, "%s %s %s Link:%s PortSpeed:%d ",
|
||||
@@ -2679,9 +2681,8 @@ static inline const char *xhci_decode_portsc(u32 portsc)
|
||||
return str;
|
||||
}
|
||||
|
||||
static inline const char *xhci_decode_usbsts(u32 usbsts)
|
||||
static inline const char *xhci_decode_usbsts(char *str, u32 usbsts)
|
||||
{
|
||||
static char str[256];
|
||||
int ret = 0;
|
||||
|
||||
if (usbsts == ~(u32)0)
|
||||
@@ -2708,9 +2709,8 @@ static inline const char *xhci_decode_usbsts(u32 usbsts)
|
||||
return str;
|
||||
}
|
||||
|
||||
static inline const char *xhci_decode_doorbell(u32 slot, u32 doorbell)
|
||||
static inline const char *xhci_decode_doorbell(char *str, u32 slot, u32 doorbell)
|
||||
{
|
||||
static char str[256];
|
||||
u8 ep;
|
||||
u16 stream;
|
||||
int ret;
|
||||
@@ -2777,10 +2777,9 @@ static inline const char *xhci_ep_type_string(u8 type)
|
||||
}
|
||||
}
|
||||
|
||||
static inline const char *xhci_decode_ep_context(u32 info, u32 info2, u64 deq,
|
||||
u32 tx_info)
|
||||
static inline const char *xhci_decode_ep_context(char *str, u32 info,
|
||||
u32 info2, u64 deq, u32 tx_info)
|
||||
{
|
||||
static char str[1024];
|
||||
int ret;
|
||||
|
||||
u32 esit;
|
||||
|
||||
@@ -227,11 +227,13 @@ void mtu3_set_speed(struct mtu3 *mtu, enum usb_device_speed speed)
|
||||
mtu3_setbits(mbase, U3D_POWER_MANAGEMENT, HS_ENABLE);
|
||||
break;
|
||||
case USB_SPEED_SUPER:
|
||||
mtu3_setbits(mbase, U3D_POWER_MANAGEMENT, HS_ENABLE);
|
||||
mtu3_clrbits(mtu->ippc_base, SSUSB_U3_CTRL(0),
|
||||
SSUSB_U3_PORT_SSP_SPEED);
|
||||
break;
|
||||
case USB_SPEED_SUPER_PLUS:
|
||||
mtu3_setbits(mtu->ippc_base, SSUSB_U3_CTRL(0),
|
||||
mtu3_setbits(mbase, U3D_POWER_MANAGEMENT, HS_ENABLE);
|
||||
mtu3_setbits(mtu->ippc_base, SSUSB_U3_CTRL(0),
|
||||
SSUSB_U3_PORT_SSP_SPEED);
|
||||
break;
|
||||
default:
|
||||
|
||||
@@ -64,14 +64,12 @@ static int mtu3_ep_enable(struct mtu3_ep *mep)
|
||||
u32 interval = 0;
|
||||
u32 mult = 0;
|
||||
u32 burst = 0;
|
||||
int max_packet;
|
||||
int ret;
|
||||
|
||||
desc = mep->desc;
|
||||
comp_desc = mep->comp_desc;
|
||||
mep->type = usb_endpoint_type(desc);
|
||||
max_packet = usb_endpoint_maxp(desc);
|
||||
mep->maxp = max_packet & GENMASK(10, 0);
|
||||
mep->maxp = usb_endpoint_maxp(desc);
|
||||
|
||||
switch (mtu->g.speed) {
|
||||
case USB_SPEED_SUPER:
|
||||
@@ -92,7 +90,7 @@ static int mtu3_ep_enable(struct mtu3_ep *mep)
|
||||
usb_endpoint_xfer_int(desc)) {
|
||||
interval = desc->bInterval;
|
||||
interval = clamp_val(interval, 1, 16) - 1;
|
||||
burst = (max_packet & GENMASK(12, 11)) >> 11;
|
||||
mult = usb_endpoint_maxp_mult(desc) - 1;
|
||||
}
|
||||
break;
|
||||
default:
|
||||
|
||||
@@ -226,8 +226,10 @@ static int read_mos_reg(struct usb_serial *serial, unsigned int serial_portnum,
|
||||
int status;
|
||||
|
||||
buf = kmalloc(1, GFP_KERNEL);
|
||||
if (!buf)
|
||||
if (!buf) {
|
||||
*data = 0;
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
status = usb_control_msg(usbdev, pipe, request, requesttype, value,
|
||||
index, buf, 1, MOS_WDR_TIMEOUT);
|
||||
|
||||
Some files were not shown because too many files have changed in this diff Show More
Reference in New Issue
Block a user