add dts for r58-4x4

This commit is contained in:
balbes150
2025-09-22 19:31:14 +03:00
committed by Igor
parent 8343e0f86e
commit 1ac3d13ca1
7 changed files with 2132 additions and 0 deletions

View File

@@ -396,6 +396,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-pcie-ep-demo-v11-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-orangepi-5-max.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-orangepi-5-plus.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-orangepi-5-ultra.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-r58-4x4.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-rock-5b.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-radxa-rock-5b+.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-rock-5-itx.dtb

View File

@@ -0,0 +1,204 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
#include "dt-bindings/usb/pd.h"
#if 1
/* lt6911 01 hdmi in */
/ {
lt6911_1_dc: lt6911-1-dc {
compatible = "rockchip,dummy-codec";
#sound-dai-cells = <0>;
};
lt6911_01-sound {
compatible = "simple-audio-card";
simple-audio-card,format = "i2s";
simple-audio-card,name = "rockchip,lt6911-01";
simple-audio-card,bitclock-master = <&dailink1_master>;
simple-audio-card,frame-master = <&dailink1_master>;
status = "okay";
simple-audio-card,cpu {
sound-dai = <&i2s2_2ch>;
};
dailink1_master: simple-audio-card,codec {
sound-dai = <&lt6911_1_dc>;
};
};
};
&i2s2_2ch {
status = "okay";
pinctrl-0 = <&i2s2m1_sdi>;
rockchip,clk-trcm = <1>;
};
&mipi1_csi2 {
status = "okay";
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
mipi1_csi2_input: endpoint@1 {
reg = <1>;
remote-endpoint = <&csidphy1_out>;
};
};
port@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
mipi1_csi2_output: endpoint@0 {
reg = <0>;
remote-endpoint = <&cif_mipi1_in0>;
};
};
};
};
&csi2_dcphy1 {
status = "okay";
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
mipi_1_in_lt6911: endpoint@1 {
reg = <1>;
remote-endpoint = <&lt6911_1_out>;
data-lanes = <1 2 3 4>;
};
};
port@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
csidphy1_out: endpoint@0 {
reg = <0>;
remote-endpoint = <&mipi1_csi2_input>;
};
};
};
};
&mipi_dcphy1 {
status = "okay";
};
&i2c4 {
pinctrl-names = "default";
pinctrl-0 = <&i2c4m0_xfer>;
status = "okay";
lt6911_1:lt6911_1@2b {
compatible = "lontium,lt6911uxe";
status = "okay";
reg = <0x2b>;
clocks = <&ext_cam_clk>;
clock-names = "xvclk";
power-domains = <&power RK3588_PD_VI>;
pinctrl-names = "default";
pinctrl-0 = <&lt6911uxc_1_pin>;
interrupt-parent = <&gpio4>;
interrupts = <RK_PB3 IRQ_TYPE_LEVEL_LOW>;
//power-gpios = <&gpio3 RK_PB2 GPIO_ACTIVE_HIGH>;
reset-gpios = <&gpio3 RK_PA7 GPIO_ACTIVE_LOW>;
plugin-det-gpios = <&gpio2 RK_PB3 GPIO_ACTIVE_LOW>;
rockchip,camera-module-index = <0>;
rockchip,camera-module-facing = "back";
rockchip,camera-module-name = "HDMI-MIPI2";
rockchip,camera-module-lens-name = "LT6911UXE";
port {
lt6911_1_out: endpoint {
remote-endpoint = <&mipi_1_in_lt6911>;
data-lanes = <1 2 3 4>;
};
};
};
};
&rkcif_mipi_lvds1 {
status = "okay";
port {
cif_mipi1_in0: endpoint {
remote-endpoint = <&mipi1_csi2_output>;
};
};
};
&rkcif_mipi_lvds1_sditf {
status = "okay";
port {
mipi_lvds1_sditf: endpoint {
remote-endpoint = <&isp0_vir1>;
};
};
};
&rkisp0_vir1 {
status = "okay";
port {
#address-cells = <1>;
#size-cells = <0>;
isp0_vir1: endpoint@0 {
reg = <0>;
remote-endpoint = <&mipi_lvds1_sditf>;
};
};
};
/* lt6911 01 hdmi in end*/
#endif
&rkcif {
status = "okay";
};
&rkcif_mmu {
status = "okay";
};
&rkisp0 {
status = "okay";
};
&isp0_mmu {
status = "okay";
};
&pinctrl {
hdmiin {
lt6911uxc_1_pin: lt6911uxc-1-pin {
rockchip,pins = <2 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>,// HDMIRX_DET_LT6911
<4 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>, // LT6911UXC_INT
<3 RK_PA7 RK_FUNC_GPIO &pcfg_pull_none>; // LT6911_RST
};
};
};

View File

@@ -0,0 +1,211 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
#include "dt-bindings/usb/pd.h"
#if 1
/* lt6911 02 hdmi in */
/ {
#if 1
lt6911_2_dc: lt6911-2-dc {
compatible = "rockchip,dummy-codec";
status = "okay";
#sound-dai-cells = <0>;
};
lt6911_02-sound {
compatible = "simple-audio-card";
simple-audio-card,format = "i2s";
simple-audio-card,name = "rockchip,lt6911-02";
simple-audio-card,bitclock-master = <&dailink2_master>;
simple-audio-card,frame-master = <&dailink2_master>;
status = "okay";
simple-audio-card,cpu {
sound-dai = <&i2s3_2ch>;
};
dailink2_master: simple-audio-card,codec {
sound-dai = <&lt6911_2_dc>;
};
};
#endif
};
&i2s3_2ch {
status = "okay";
pinctrl-0 = <&i2s3_sdi>;
rockchip,clk-trcm = <1>;
};
&mipi0_csi2 {
status = "okay";
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
mipi0_csi2_input: endpoint@1 {
reg = <1>;
remote-endpoint = <&csi_dphy0_out>;
};
};
port@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
mipi0_csi2_output: endpoint@0 {
reg = <0>;
remote-endpoint = <&cif_mipi0_in0>;
};
};
};
};
&csi2_dcphy0 {
status = "okay";
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
mipi_2_in_lt6911: endpoint@1 {
reg = <1>;
remote-endpoint = <&lt6911_2_out>;
data-lanes = <1 2 3 4>;
};
};
port@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
csi_dphy0_out: endpoint@0 {
reg = <0>;
remote-endpoint = <&mipi0_csi2_input>;
};
};
};
};
&mipi_dcphy0 {
status = "okay";
};
&i2c7 {
pinctrl-names = "default";
pinctrl-0 = <&i2c7m2_xfer>;
status = "okay";
lt6911_2:lt6911_2@2b {
compatible = "lontium,lt6911uxe";
status = "okay";
reg = <0x2b>;
clocks = <&ext_cam_clk>;
clock-names = "xvclk";
power-domains = <&power RK3588_PD_VI>;
pinctrl-names = "default";
pinctrl-0 = <&lt6911uxc_2_pin>;
interrupt-parent = <&gpio3>;
interrupts = <RK_PD5 IRQ_TYPE_LEVEL_LOW>;
//power-gpios = <&gpio3 RK_PB2 GPIO_ACTIVE_HIGH>;
reset-gpios = <&gpio3 RK_PD4 GPIO_ACTIVE_LOW>;
plugin-det-gpios = <&gpio3 RK_PA3 GPIO_ACTIVE_LOW>;
rockchip,camera-module-index = <1>;
rockchip,camera-module-facing = "back";
rockchip,camera-module-name = "HDMI-MIPI2";
rockchip,camera-module-lens-name = "LT6911UXE1";
port {
lt6911_2_out: endpoint {
remote-endpoint = <&mipi_2_in_lt6911>;
data-lanes = <1 2 3 4>;
};
};
};
};
&rkcif_mipi_lvds {
status = "okay";
port {
cif_mipi0_in0: endpoint {
remote-endpoint = <&mipi0_csi2_output>;
};
};
};
&rkcif_mipi_lvds_sditf {
status = "okay";
port {
mipi_lvds_sditf: endpoint {
remote-endpoint = <&isp0_vir0>;
};
};
};
&rkisp0_vir0 {
status = "okay";
port {
#address-cells = <1>;
#size-cells = <0>;
isp0_vir0: endpoint@0 {
reg = <0>;
remote-endpoint = <&mipi_lvds_sditf>;
};
};
};
/* lt6911 02 hdmi in end*/
#endif
&rkcif {
status = "okay";
};
&rkcif_mmu {
status = "okay";
};
&rkisp0 {
status = "okay";
};
&isp0_mmu {
status = "okay";
};
&pinctrl {
hdmiin {
lt6911uxc_2_pin: lt6911uxc-2-pin {
rockchip,pins = <3 RK_PA3 RK_FUNC_GPIO &pcfg_pull_none>,// HDMIRX_DET_LT6911
<3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>, // LT6911UXC_INT
<3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>; // LT6911_RST
};
};
};

View File

@@ -0,0 +1,205 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
#include "dt-bindings/usb/pd.h"
#if 1
/* lt6911 03 hdmi in (4 x lane ) */
/ {
lt6911_3_dc: lt6911-3-dc {
compatible = "rockchip,dummy-codec";
#sound-dai-cells = <0>;
};
lt6911_03-sound {
compatible = "simple-audio-card";
simple-audio-card,format = "i2s";
simple-audio-card,name = "rockchip,lt6911-03";
simple-audio-card,bitclock-master = <&dailink3_master>;
simple-audio-card,frame-master = <&dailink3_master>;
status = "okay";
simple-audio-card,cpu {
sound-dai = <&i2s1_8ch>;
};
dailink3_master: simple-audio-card,codec {
sound-dai = <&lt6911_3_dc>;
};
};
};
&i2s1_8ch {
status = "okay";
pinctrl-0 = <&i2s1m0_lrck
&i2s1m0_sclk
&i2s1m0_sdi0>;
};
&mipi2_csi2 {
status = "okay";
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
mipi2_csi2_input: endpoint@1 {
reg = <1>;
remote-endpoint = <&csidphy0_out>;
};
};
port@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
mipi2_csi2_output: endpoint@0 {
reg = <0>;
remote-endpoint = <&cif_mipi2_in0>;
};
};
};
};
&csi2_dphy0 {
status = "okay";
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
mipi_in_lt6911: endpoint@1 {
reg = <1>;
remote-endpoint = <&lt6911_out>;
data-lanes = <1 2 3 4>;
};
};
port@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
csidphy0_out: endpoint@0 {
reg = <0>;
remote-endpoint = <&mipi2_csi2_input>;
};
};
};
};
&csi2_dphy0_hw {
status = "okay";
};
&i2c2 {
pinctrl-names = "default";
pinctrl-0 = <&i2c2m0_xfer>;
status = "okay";
lt6911:lt6911@2b {
compatible = "lontium,lt6911uxe";
status = "okay";
reg = <0x2b>;
clocks = <&ext_cam_clk>;
clock-names = "xvclk";
power-domains = <&power RK3588_PD_VI>;
pinctrl-names = "default";
pinctrl-0 = <&lt6911uxc_3_pin>;
interrupt-parent = <&gpio3>;
interrupts = <RK_PC3 IRQ_TYPE_LEVEL_LOW>;
//power-gpios = <&gpio3 RK_PB2 GPIO_ACTIVE_HIGH>;
reset-gpios = <&gpio3 RK_PB3 GPIO_ACTIVE_LOW>;
plugin-det-gpios = <&gpio2 RK_PC2 GPIO_ACTIVE_LOW>;
rockchip,camera-module-index = <2>;
rockchip,camera-module-facing = "back";
rockchip,camera-module-name = "HDMI-MIPI2";
rockchip,camera-module-lens-name = "LT6911UXE2";
port {
lt6911_out: endpoint {
remote-endpoint = <&mipi_in_lt6911>;
data-lanes = <1 2 3 4>;
};
};
};
};
&rkcif_mipi_lvds2 {
status = "okay";
port {
cif_mipi2_in0: endpoint {
remote-endpoint = <&mipi2_csi2_output>;
};
};
};
&rkcif_mipi_lvds2_sditf {
status = "okay";
port {
mipi_lvds2_sditf: endpoint {
remote-endpoint = <&isp0_vir2>;
};
};
};
&rkisp0_vir2 {
status = "okay";
port {
#address-cells = <1>;
#size-cells = <0>;
isp0_vir2: endpoint@0 {
reg = <0>;
remote-endpoint = <&mipi_lvds2_sditf>;
};
};
};
/* lt6911 03 hdmi in end (4 x lane ) */
#endif
&rkcif {
status = "okay";
};
&rkcif_mmu {
status = "okay";
};
&rkisp0 {
status = "okay";
};
&isp0_mmu {
status = "okay";
};
&pinctrl {
hdmiin {
lt6911uxc_3_pin: lt6911uxc-3-pin {
rockchip,pins = <2 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>,// HDMIRX_DET_LT6911
<3 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>, // LT6911UXC_INT
<3 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; // LT6911_RST
};
};
};

File diff suppressed because it is too large Load Diff

View File

@@ -0,0 +1,337 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pwm/pwm.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/input/rk-input.h>
#include <dt-bindings/display/drm_mipi_dsi.h>
#include <dt-bindings/display/rockchip_vop.h>
#include <dt-bindings/sensor-dev.h>
#include "rk3588-cpu-swap.dtsi"
/ {
adc_keys: adc-keys {
compatible = "adc-keys";
io-channels = <&saradc 1>;
io-channel-names = "buttons";
keyup-threshold-microvolt = <1800000>;
poll-interval = <100>;
vol-up-key {
label = "volume up";
linux,code = <KEY_VOLUMEUP>;
press-threshold-microvolt = <17000>;
};
vol-down-key {
label = "volume down";
linux,code = <KEY_VOLUMEDOWN>;
press-threshold-microvolt = <417000>;
};
};
hdmi0_sound: hdmi0-sound {
status = "disabled";
compatible = "rockchip,hdmi";
rockchip,mclk-fs = <128>;
rockchip,card-name = "rockchip-hdmi0";
rockchip,cpu = <&i2s5_8ch>;
rockchip,codec = <&hdmi0>;
rockchip,jack-det;
};
hdmi1_sound: hdmi1-sound {
status = "disabled";
compatible = "rockchip,hdmi";
rockchip,mclk-fs = <128>;
rockchip,card-name = "rockchip-hdmi1";
rockchip,cpu = <&i2s6_8ch>;
rockchip,codec = <&hdmi1>;
rockchip,jack-det;
};
dp0_sound: dp0-sound {
status = "disabled";
compatible = "rockchip,hdmi";
rockchip,card-name= "rockchip-dp0";
rockchip,mclk-fs = <512>;
rockchip,cpu = <&spdif_tx2>;
rockchip,codec = <&dp0 1>;
rockchip,jack-det;
};
dp1_sound: dp1-sound {
status = "disabled";
compatible = "rockchip,hdmi";
rockchip,card-name= "rockchip-dp1";
rockchip,mclk-fs = <512>;
rockchip,cpu = <&spdif_tx5>;
rockchip,codec = <&dp1 1>;
rockchip,jack-det;
};
test-power {
status = "okay";
};
};
&av1d_mmu {
status = "okay";
};
&avsd {
status = "okay";
};
&CPU_SLEEP {
status = "disabled";
};
&cluster0_opp_table {
/delete-node/ opp-408000000;
/delete-node/ opp-600000000;
/delete-node/ opp-816000000;
/delete-node/ opp-1008000000;
};
&cluster1_opp_table {
/delete-node/ opp-408000000;
/delete-node/ opp-600000000;
/delete-node/ opp-816000000;
/delete-node/ opp-1008000000;
};
&cluster2_opp_table {
/delete-node/ opp-408000000;
/delete-node/ opp-600000000;
/delete-node/ opp-816000000;
/delete-node/ opp-1008000000;
};
&cpu_l0 {
cpu-supply = <&vdd_cpu_lit_s0>;
mem-supply = <&vdd_cpu_lit_mem_s0>;
};
&cpu_b0 {
cpu-supply = <&vdd_cpu_big0_s0>;
mem-supply = <&vdd_cpu_big0_mem_s0>;
};
&cpu_b2 {
cpu-supply = <&vdd_cpu_big1_s0>;
mem-supply = <&vdd_cpu_big1_mem_s0>;
};
&display_subsystem {
clocks = <&hdptxphy_hdmi0>, <&hdptxphy_hdmi1>;
clock-names = "hdmi0_phy_pll", "hdmi1_phy_pll";
};
&gpu_opp_table {
/delete-node/ opp-198000000;
/delete-node/ opp-297000000;
/delete-node/ opp-396000000;
/delete-node/ opp-500000000;
/delete-node/ opp-1000000000;
};
&gpu {
mali-supply = <&vdd_gpu_s0>;
mem-supply = <&vdd_gpu_mem_s0>;
status = "disabled";
};
&gpu_panthor {
mali-supply = <&vdd_gpu_s0>;
status = "okay";
};
&iep {
status = "okay";
};
&iep_mmu {
status = "okay";
};
&jpegd {
status = "okay";
};
&jpegd_mmu {
status = "okay";
};
&jpege_ccu {
status = "okay";
};
&jpege0 {
status = "okay";
};
&jpege0_mmu {
status = "okay";
};
&jpege1 {
status = "okay";
};
&jpege1_mmu {
status = "okay";
};
&jpege2 {
status = "okay";
};
&jpege2_mmu {
status = "okay";
};
&jpege3 {
status = "okay";
};
&jpege3_mmu {
status = "okay";
};
&mpp_srv {
status = "okay";
};
&rga3_core0 {
status = "okay";
};
&rga3_0_mmu {
status = "okay";
};
&rga3_core1 {
status = "okay";
};
&rga3_1_mmu {
status = "okay";
};
&rga2 {
status = "okay";
};
&rknpu {
rknpu-supply = <&vdd_npu_s0>;
mem-supply = <&vdd_npu_mem_s0>;
status = "okay";
};
&rknpu_mmu {
status = "okay";
};
&rkvdec_ccu {
status = "okay";
};
&rkvdec0 {
status = "okay";
};
&rkvdec0_mmu {
status = "okay";
};
&rkvdec1 {
status = "okay";
};
&rkvdec1_mmu {
status = "okay";
};
&rkvenc_ccu {
status = "okay";
};
&rkvenc0 {
venc-supply = <&vdd_vdenc_s0>;
mem-supply = <&vdd_vdenc_mem_s0>;
status = "okay";
};
&rkvenc0_mmu {
status = "okay";
};
&rkvenc1 {
venc-supply = <&vdd_vdenc_s0>;
mem-supply = <&vdd_vdenc_mem_s0>;
status = "okay";
};
&rkvenc1_mmu {
status = "okay";
};
&saradc {
status = "okay";
vref-supply = <&avcc_1v8_s0>;
};
&tsadc {
status = "okay";
};
&vdpu {
status = "okay";
};
&vdpu_mmu {
status = "okay";
};
&vepu {
status = "okay";
};
&vop {
assigned-clocks = <&cru ACLK_VOP>;
assigned-clock-rates = <800000000>;
status = "okay";
};
&vop_mmu {
status = "okay";
};
/* vp0 & vp1 splice for 8K output */
&vp0 {
rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER0 | 1 << ROCKCHIP_VOP2_ESMART0)>;
rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART0>;
};
&vp1 {
rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER1 | 1 << ROCKCHIP_VOP2_ESMART1)>;
rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART1>;
};
&vp2 {
rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER2 | 1 << ROCKCHIP_VOP2_ESMART2)>;
rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART2>;
};
&vp3 {
rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER3 | 1 << ROCKCHIP_VOP2_ESMART3)>;
rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART3>;
};

View File

@@ -0,0 +1,161 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588-blueberry-r58-4X4.dtsi"
#include "rk3588-linux.dtsi"
//#include "rk3588-blueberry-r58-4X4-LT6911UXE.dtsi"
#include "rk3588-blueberry-r58-4X4-LT6911UXE-1.dtsi"
#include "rk3588-blueberry-r58-4X4-LT6911UXE-2.dtsi"
#include "rk3588-blueberry-r58-4X4-LT6911UXE-3.dtsi"
//#include "rk3588-blueberry-r58-4X4-mipi-CW070HDMP40P.dtsi"
//#include "rk3588-blueberry-r58-4X4-lvds-1280x800.dtsi"
/ {
model = "RK3588 R58_4X4 Board";
compatible = "rockchip,rk3588-R58-4X4-v10-linux", "rockchip,rk3588";
/delete-node/ chosen;
fan{
compatible = "pwm-fan";
#cooling-cells = <2>;
pwms = <&pwm5 0 50000 0>;
cooling-levels = <0 50 100 150 200 255>;
rockchip,temp-trips = <
60000 1
65000 2
70000 3
75000 4
80000 5
>;
enable-gpios = <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&fan_enable_gpio>;
};
backlight_mipi: backlight_mipi {
compatible = "pwm-backlight";
pwms = <&pwm14 0 25000 0>;
brightness-levels = <
0 20 20 21 21 22 22 23
23 24 24 25 25 26 26 27
27 28 28 29 29 30 30 31
31 32 32 33 33 34 34 35
35 36 36 37 37 38 38 39
40 41 42 43 44 45 46 47
48 49 50 51 52 53 54 55
56 57 58 59 60 61 62 63
64 65 66 67 68 69 70 71
72 73 74 75 76 77 78 79
80 81 82 83 84 85 86 87
88 89 90 91 92 93 94 95
96 97 98 99 100 101 102 103
104 105 106 107 108 109 110 111
112 113 114 115 116 117 118 119
120 121 122 123 124 125 126 127
128 129 130 131 132 133 134 135
136 137 138 139 140 141 142 143
144 145 146 147 148 149 150 151
152 153 154 155 156 157 158 159
160 161 162 163 164 165 166 167
168 169 170 171 172 173 174 175
176 177 178 179 180 181 182 183
184 185 186 187 188 189 190 191
192 193 194 195 196 197 198 199
200 201 202 203 204 205 206 207
208 209 210 211 212 213 214 215
216 217 218 219 220 221 222 223
224 225 226 227 228 229 230 231
232 233 234 235 236 237 238 239
240 241 242 243 244 245 246 247
248 249 250 251 252 253 254 255
>;
power-supply = <&vcc5v_nome>;
default-brightness-level = <100>;
};
backlight_lvds: backlight_lvds {
compatible = "pwm-backlight";
pwms = <&pwm10 0 25000 0>;
brightness-levels = <
0 20 20 21 21 22 22 23
23 24 24 25 25 26 26 27
27 28 28 29 29 30 30 31
31 32 32 33 33 34 34 35
35 36 36 37 37 38 38 39
40 41 42 43 44 45 46 47
48 49 50 51 52 53 54 55
56 57 58 59 60 61 62 63
64 65 66 67 68 69 70 71
72 73 74 75 76 77 78 79
80 81 82 83 84 85 86 87
88 89 90 91 92 93 94 95
96 97 98 99 100 101 102 103
104 105 106 107 108 109 110 111
112 113 114 115 116 117 118 119
120 121 122 123 124 125 126 127
128 129 130 131 132 133 134 135
136 137 138 139 140 141 142 143
144 145 146 147 148 149 150 151
152 153 154 155 156 157 158 159
160 161 162 163 164 165 166 167
168 169 170 171 172 173 174 175
176 177 178 179 180 181 182 183
184 185 186 187 188 189 190 191
192 193 194 195 196 197 198 199
200 201 202 203 204 205 206 207
208 209 210 211 212 213 214 215
216 217 218 219 220 221 222 223
224 225 226 227 228 229 230 231
232 233 234 235 236 237 238 239
240 241 242 243 244 245 246 247
248 249 250 251 252 253 254 255
>;
//power-supply = <&vcc5v_nome>;
default-brightness-level = <100>;
};
};
&gpu {
// status = "okay";
status = "disabled";
mali-supply = <&vdd_gpu_s0>;
mem-supply = <&vdd_gpu_mem_s0>;
};
&gpu_panthor {
mali-supply = <&vdd_gpu_s0>;
status = "okay";
};
//<2F><><EFBFBD><EFBFBD>
&pwm5 {
pinctrl-0 = <&pwm5m1_pins>;
status = "okay";
};
&pwm14 {
pinctrl-0 = <&pwm14m0_pins>;
status = "okay";
};
&pwm10 {
pinctrl-0 = <&pwm10m0_pins>;
status = "okay";
};
&pinctrl {
fan_enable_gpio {
fan_enable_gpio: fan_enable_gpio{
rockchip,pins =
<0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>;
};
};
};