apfs/linux-apfs
0
0
Fork 0
mirror of https://github.com/linux-apfs/linux-apfs.git synced 2026-05-01 15:00:59 -07:00
Code Issues Packages Projects Releases Wiki Activity
507,007 Commits 2 Branches 0 Tags
d2a948d2db68bda8780df636cf6390748953793f
Commit Graph

507007 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Paul Martin d2a948d2db MIPS: Octeon: Make octeon-md5 driver endian-agnostic 
The octeon crypto co-processor expects values to be big endian.
Wrap the data transfers with cpu_to_be64() and be64_to_cpu()
transformations.

This passes for all the MD5 test vectors in crypto/testmgr.h

Signed-off-by: Paul Martin <paul.martin@codethink.co.uk>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9631/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:15 +02:00
Paul Martin 8a5cc923af MIPS: Octeon: Set up ethernet hardware for little endian 
Signed-off-by: Paul Martin <paul.martin@codethink.co.uk>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9635/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:14 +02:00
Paul Martin f1e770cf51 MIPS: Octeon: Reverse the order of register accesses to the FAU 
64 bit access is unaffected but for 32 bit access, swap high and
low words.  Similarly for 16 bit access, reverse the order of the
four possible words, and for 8 bit access reverse the order of byte
accesses.

Signed-off-by: Paul Martin <paul.martin@codethink.co.uk>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9630/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:14 +02:00
Paul Martin b0abf36ffd MIPS: Octeon: Set appropriate endianness in L2C registers 
Signed-off-by: Paul Martin <paul.martin@codethink.co.uk>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9629/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:14 +02:00
Paul Martin 11db04c8f3 MIPS: Octeon: Turn hardware bitfields and structures inside out. 
Although the proper way to do this for bitfields would be to use
the macro that Ralf has provided, this is a little easier to
understand as a diff.

Signed-off-by: Paul Martin <paul.martin@codethink.co.uk>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9628/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:14 +02:00
Ralf Baechle 0a1cd2c588 MIPS: IP32: ip32-platform is not a module. 
So let's remove everything that only makes sense for kernel modules.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:13 +02:00
Joshua Kinard 3057739138 MIPS: Add R16000 detection 
This allows the kernel to correctly detect an R16000 MIPS CPU on systems that
have those.  Otherwise, such systems will detect the CPU as an R14000, due to
similarities in the CPU PRId value.

Signed-off-by: Joshua Kinard <kumba@gentoo.org>
Cc: Linux MIPS List <linux-mips@linux-mips.org>
Patchwork: https://patchwork.linux-mips.org/patch/9092/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:13 +02:00
Andrew Bresticker 5b4e845393 CLOCKSOURCE: mips-gic: Allow GIC clock to be specified in device-tree 
As an alternative to the "clock-frequency" property, allow the GIC
timer operating clock to be specified in the device-tree instead.
This is useful on systems which use common clock or where the GIC
is not fixed to a particular frequency and is instead, for example,
derived from the CPU clock.

Signed-off-by: Andrew Bresticker <abrestic@chromium.org>
Cc: James Hogan <james.hogan@imgtec.com>
Cc: Rob Herring <robh+dt@kernel.org>
Cc: Pawel Moll <pawel.moll@arm.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Ian Campbell <ijc+devicetree@hellion.org.uk>
Cc: Kumar Gala <galak@codeaurora.org>
Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: devicetree@vger.kernel.org
Cc: linux-mips@linux-mips.org
Cc: linux-kernel@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/9309/
 2015-04-01 17:22:11 +02:00
Chen Jie 615eb603f4 MIPS: csum_partial: Improve instruction parallelism. 
Computing sum introduces true data dependency. This patch removes some
true data depdendencies, hence increases instruction level parallelism.

This patch brings up to 50% csum performance gain on Loongson 3a.

One example about how this patch works is in CSUM_BIGCHUNK1:
// ** original **    vs    ** patch applied **
    ADDC(sum, t0)           ADDC(t0, t1)
    ADDC(sum, t1)           ADDC(t2, t3)
    ADDC(sum, t2)           ADDC(sum, t0)
    ADDC(sum, t3)           ADDC(sum, t2)

In the original implementation, each ADDC(sum, ...) depends on the sum
value updated by previous ADDC(as source operand).

With this patch applied, the first two ADDC operations are independent,
hence can be executed simultaneously if possible.

Another example is in the "copy and sum calculating chunk":
// ** original **    vs    ** patch applied **
    STORE(t0, UNIT(0) ...   STORE(t0, UNIT(0) ...
    ADDC(sum, t0)           ADDC(t0, t1)
    STORE(t1, UNIT(1) ...   STORE(t1, UNIT(1) ...
    ADDC(sum, t1)           ADDC(sum, t0)
    STORE(t2, UNIT(2) ...   STORE(t2, UNIT(2) ...
    ADDC(sum, t2)           ADDC(t2, t3)
    STORE(t3, UNIT(3) ...   STORE(t3, UNIT(3) ...
    ADDC(sum, t3)           ADDC(sum, t2)

With this patch applied, ADDC and the **next next** ADDC are independent.

Signed-off-by: chenj <chenj@lemote.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9608/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:11 +02:00
Rafał Miłecki d548ca6b07 MIPS: BCM47XX: Fix coding style to match kernel standards 
[ralf@linux-mips.org: Fixed conflicts.]

Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
Acked-by: Hauke Mehrtens <hauke@hauke-m.de>
Cc: linux-mips@linux-mips.org
Cc: Paul Walmsley <paul@pwsan.com>
Patchwork: https://patchwork.linux-mips.org/patch/8665/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:10 +02:00
Aaro Koskinen 05f5507f59 MIPS: OCTEON: add GPIO LED support for DSR-1000N 
DSR-1000N board has two GPIO LEDs next to USB ports. Add support for them.

[ralf@linux-mips.org: Resolved conflict due to the moving of the DTS files
into vendor subdirectories.]

Signed-off-by: Aaro Koskinen <aaro.koskinen@iki.fi>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9624/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:10 +02:00
Huacai Chen f8fd30ebdb MIPS: Hibernate: Restructure files and functions 
This patch has no functional changes, it just to keep the assembler
code to a minimum. Files and functions naming is borrowed from X86.

Signed-off-by: Huacai Chen <chenhc@lemote.com>
Cc: Steven J. Hill <Steven.Hill@imgtec.com>
Cc: linux-mips@linux-mips.org
Cc: Fuxin Zhang <zhangfx@lemote.com>
Cc: Zhangjin Wu <wuzhangjin@gmail.com>
Patchwork: https://patchwork.linux-mips.org/patch/9616/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:09 +02:00
Huacai Chen 2a21dc7c19 MIPS: Hibernate: flush TLB entries earlier 
We found that TLB mismatch not only happens after kernel resume, but
also happens during snapshot restore. So move it to the beginning of
swsusp_arch_suspend().

Signed-off-by: Huacai Chen <chenhc@lemote.com>
Cc: <stable@vger.kernel.org>
Cc: Steven J. Hill <Steven.Hill@imgtec.com>
Cc: linux-mips@linux-mips.org
Cc: Fuxin Zhang <zhangfx@lemote.com>
Cc: Zhangjin Wu <wuzhangjin@gmail.com>
Cc: stable@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/9621/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:09 +02:00
Ralf Baechle 4c9164b9f7 MIPS: SEAD3: Nuke remaining I2C bits. 
With no I2C driver available, keeping the platform device registration
makes no sense just as keeping the code to instantiage the I2C devices.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:08 +02:00
Ralf Baechle 968c94bcd8 MIPS: SEAD3: Nuke I2C driver that never was wired up in Makefile. 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:08 +02:00
Ralf Baechle e598e47144 MIPS: SEAD3: Use symbolic addresses from sead-addr.h in I2C driver. 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:08 +02:00
Ralf Baechle fbacc8dfd8 MIPS: SEAD3: Use symbolic addresses from sead-addr.h in LED driver. 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:08 +02:00
Ralf Baechle be2d960e00 MIPS: SEAD3: New header file sead3-addr.h with hardware addresses. 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:07 +02:00
Ralf Baechle 2c0916d4b7 MIPS: SEAD3: Get rid of DRVNAME from LED driver for readability. 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:06 +02:00
Ralf Baechle 2ead2d7349 MIPS: SEAD3: Get rid of useless pr_debug calls in the LED driver. 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:06 +02:00
Ralf Baechle 50a73f19e6 MIPS: SEAD3: Convert I2C driver to module_platform_driver. 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:05 +02:00
Ralf Baechle 4558e09469 MIPS: SEAD3: Convert LED driver to module_platform_driver. 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:05 +02:00
Ralf Baechle 01f7ab3432 MIPS: SEAD3: Collect LED platform device registration in a single file. 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Cc: Markos Chandras <markos.chandras@imgtec.com>
Cc: linux-mips@linux-mips.org
Cc: Bryan Wu <cooloney@gmail.com>
Cc: Richard Purdie <rpurdie@rpsys.net>
Cc: linux-leds@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/8203/
 2015-04-01 17:22:05 +02:00
Florian Fainelli 8a5f1efbb1 MIPS: BMIPS: restrict DTB selection to BMIPS_GENERIC 
Since we are always sourcing arch/mips/bmips/Kconfig and there is no
dependency on BMIPS_GENERIC, we will offer building BMIPS-related DTBs
while this is not relevant for the other MIPS platforms.

Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Cc: linux-mips@linux-mips.org
Cc: cernekee@gmail.com
Cc: jaedon.shin@gmail.com
Patchwork: https://patchwork.linux-mips.org/patch/9603/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:04 +02:00
Ralf Baechle 554b7f56b9 MIPS: BMIPS: Flush the readahead cache after DMA. 
BMIPS 3300/435x/438x CPUs have a readahead cache that is separate from
the L1/L2.  During a DMA operation, accesses adjacent to a DMA buffer
may cause parts of the DMA buffer to be prefetched into the RAC.  To
avoid possible coherency problems, flush the RAC upon DMA completion.

Derived from Kevin Cernekee's https://patchwork.linux-mips.org/patch/9602/.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 2015-04-01 17:22:04 +02:00