Files
kernel/include/linux
Catalin Marinas 72c5839515 arm64: gicv3: Allow GICv3 compilation with older binutils
GICv3 introduces new system registers accessible with the full msr/mrs
syntax (e.g. mrs x0, Sop0_op1_CRm_CRn_op2). However, only recent
binutils understand the new syntax. This patch introduces msr_s/mrs_s
assembly macros which generate the equivalent instructions above and
converts the existing GICv3 code (both drivers/irqchip/ and
arch/arm64/kernel/).

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Reported-by: Olof Johansson <olof@lixom.net>
Tested-by: Olof Johansson <olof@lixom.net>
Suggested-by: Mark Rutland <mark.rutland@arm.com>
Acked-by: Mark Rutland <mark.rutland@arm.com>
Acked-by: Jason Cooper <jason@lakedaemon.net>
Cc: Will Deacon <will.deacon@arm.com>
Cc: Marc Zyngier <marc.zyngier@arm.com>
2014-07-25 13:12:15 +01:00
..
2014-06-03 23:12:20 +02:00
2014-06-04 13:34:30 +09:00
2014-06-11 00:13:16 -07:00
2014-06-06 16:08:13 -07:00
2014-06-02 16:05:24 -07:00
2014-06-02 14:56:01 -07:00
2014-05-27 17:38:11 -07:00
2014-06-02 16:18:48 -06:00
2014-06-04 16:54:07 -07:00
2014-06-04 16:54:21 -07:00
2014-06-04 16:54:12 -07:00
2014-06-06 16:08:12 -07:00
2014-06-15 01:00:50 -07:00
2014-06-12 00:21:11 -04:00
2014-06-04 16:53:57 -07:00
2014-06-04 16:53:56 -07:00
2014-05-30 11:35:54 -06:00
2014-06-04 16:53:57 -07:00
2014-06-04 16:53:57 -07:00