mirror of
https://github.com/RfidResearchGroup/proxmark3.git
synced 2026-09-11 18:29:22 -07:00
1545 lines
42 KiB
C
1545 lines
42 KiB
C
// //-----------------------------------------------------------------------------
|
|
// Copyright (C) Proxmark3 contributors. See AUTHORS.md for details.
|
|
//
|
|
// This program is free software: you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation, either version 3 of the License, or
|
|
// (at your option) any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// See LICENSE.txt for the text of the license.
|
|
//-----------------------------------------------------------------------------
|
|
// The main i2c code, for communications with smart card module
|
|
//-----------------------------------------------------------------------------
|
|
#include "i2c.h"
|
|
|
|
#include "proxmark3_arm.h"
|
|
#include "cmd.h"
|
|
#include "BigBuf.h"
|
|
#include "ticks_apis.h"
|
|
#include "dbprint.h"
|
|
#include "util.h"
|
|
#include "string.h"
|
|
|
|
#define SCL_H Gpio_I2C_SCL_High()
|
|
#define SCL_L Gpio_I2C_SCL_Low()
|
|
#define SDA_H Gpio_I2C_SDA_High()
|
|
#define SDA_L Gpio_I2C_SDA_Low()
|
|
#define RST_H Gpio_I2C_RST_High()
|
|
#define RST_L Gpio_I2C_RST_Low()
|
|
|
|
#define SCL_read Gpio_I2C_SCL_Read()
|
|
#define SDA_read Gpio_I2C_SDA_Read()
|
|
|
|
#define I2C_ERROR "I2C_WaitAck Error"
|
|
|
|
// Bus timing lives in i2c.h alongside the timeouts derived from it, so the two
|
|
// cannot drift apart.
|
|
#define I2C_DELAY_1CLK SpinDelayUsPrecision(I2C_DELAY_1CLK_US)
|
|
#define I2C_DELAY_2CLK SpinDelayUsPrecision(I2C_DELAY_2CLK_US)
|
|
#define I2C_DELAY_SDA SpinDelayUsPrecision(I2C_DELAY_SDA_US)
|
|
#define I2C_DELAY_HOLD SpinDelayUsPrecision(I2C_DELAY_HOLD_US)
|
|
#define I2C_DELAY_HIGH SpinDelayUsPrecision(I2C_DELAY_HIGH_US)
|
|
|
|
#define SC_PROTO_T0 (1 << 0)
|
|
#define SC_PROTO_T1 (1 << 1)
|
|
|
|
// protocols the last ATR offered, (1 << T). 0 = no ATR read since reset
|
|
static uint8_t s_card_protocols = 0;
|
|
// sc_raw_device_cmd() runs per APDU, so report the choice once per card
|
|
static bool s_proto_announced = false;
|
|
|
|
// A negotiated rate lives in two places that reset independently: the module's
|
|
// UART divisor, which any I2C_Reset_EnterMainProgram() wipes, and the card,
|
|
// which only an RST pulse clears. Left alone the two drift apart and every
|
|
// exchange fails until something resets the card.
|
|
//
|
|
// So remember what was negotiated, keyed by the ATR it was negotiated against,
|
|
// and put it back after each ATR - the one window where PPS is legal
|
|
// (ISO/IEC 7816-3 clause 9). A different card brings a different ATR and drops
|
|
// the entry.
|
|
static struct {
|
|
uint8_t atr[sizeof(((smart_card_atr_t *)0)->atr)]; // what it was negotiated against
|
|
uint8_t atr_len;
|
|
uint8_t ta1; // 0 = nothing negotiated
|
|
uint8_t proto;
|
|
bool reapply; // off while SmartCardPPS negotiates
|
|
bool tried; // already negotiated against this ATR
|
|
} s_pps = { {0}, 0, 0, 0, true, false };
|
|
|
|
// Defined further down, next to the Fi/Di tables it needs. Declared here
|
|
// because the callers that reset the module without asking for an ATR come
|
|
// first in this file.
|
|
static void sc_rate_restore(void);
|
|
|
|
// try i2c bus recovery at 100kHz = 5us high, 5us low
|
|
void I2C_recovery(void) {
|
|
|
|
DbpString("Performing i2c bus recovery");
|
|
|
|
// reset I2C
|
|
SDA_H;
|
|
SCL_H;
|
|
|
|
//9nth cycle acts as NACK
|
|
for (int i = 0; i < 10; i++) {
|
|
SCL_H;
|
|
WaitUS(5);
|
|
SCL_L;
|
|
WaitUS(5);
|
|
}
|
|
|
|
//a STOP signal (SDA from low to high while CLK is high)
|
|
SDA_L;
|
|
WaitUS(5);
|
|
|
|
SCL_H;
|
|
WaitUS(2);
|
|
SDA_H;
|
|
WaitUS(2);
|
|
|
|
bool isok = (SCL_read && SDA_read);
|
|
if (!SDA_read)
|
|
DbpString("I2C bus recovery error: SDA still LOW");
|
|
if (!SCL_read)
|
|
DbpString("I2C bus recovery error: SCL still LOW");
|
|
if (isok)
|
|
DbpString("I2C bus recovery complete");
|
|
}
|
|
|
|
void I2C_init(bool has_ticks) {
|
|
gpio_sw_i2c_rst_setup();
|
|
|
|
if (has_ticks) {
|
|
WaitMS(2);
|
|
}
|
|
|
|
bool isok = (SCL_read && SDA_read);
|
|
if (isok == false)
|
|
I2C_recovery();
|
|
}
|
|
|
|
// set the reset state
|
|
void I2C_SetResetStatus(uint8_t LineRST, uint8_t LineSCK, uint8_t LineSDA) {
|
|
if (LineRST)
|
|
RST_H;
|
|
else
|
|
RST_L;
|
|
|
|
if (LineSCK)
|
|
SCL_H;
|
|
else
|
|
SCL_L;
|
|
|
|
if (LineSDA)
|
|
SDA_H;
|
|
else
|
|
SDA_L;
|
|
}
|
|
|
|
// Reset the SIM_Adapter, then enter the main program
|
|
// Note: the SIM_Adapter will not enter the main program after power up. Please run this function before use SIM_Adapter.
|
|
void I2C_Reset_EnterMainProgram(void) {
|
|
// whatever we knew about the card is no longer trustworthy
|
|
s_card_protocols = 0;
|
|
s_proto_announced = false;
|
|
StartTicks();
|
|
I2C_init(true);
|
|
I2C_SetResetStatus(0, 0, 0);
|
|
WaitMS(30);
|
|
I2C_SetResetStatus(1, 0, 0);
|
|
WaitMS(30);
|
|
I2C_SetResetStatus(1, 1, 1);
|
|
WaitMS(10);
|
|
}
|
|
|
|
// Reset the SIM_Adapter, then enter the bootloader program
|
|
// Reserve for firmware update.
|
|
void I2C_Reset_EnterBootloader(void) {
|
|
StartTicks();
|
|
I2C_init(true);
|
|
I2C_SetResetStatus(0, 1, 1);
|
|
WaitMS(100);
|
|
I2C_SetResetStatus(1, 1, 1);
|
|
WaitMS(10);
|
|
}
|
|
|
|
// Wait for the clock to go High.
|
|
static bool WaitSCL_H_delay(uint32_t delay) {
|
|
while (delay--) {
|
|
if (SCL_read) {
|
|
return true;
|
|
}
|
|
I2C_DELAY_1CLK;
|
|
}
|
|
return false;
|
|
}
|
|
|
|
static bool WaitSCL_H(void) {
|
|
return WaitSCL_H_delay(I2C_ITERS_FOR_MS(I2C_STRETCH_TIMEOUT_MS));
|
|
}
|
|
|
|
static bool WaitSCL_L_delay(uint32_t delay) {
|
|
while (delay--) {
|
|
if (SCL_read == false) {
|
|
return true;
|
|
}
|
|
I2C_DELAY_1CLK;
|
|
}
|
|
return false;
|
|
}
|
|
|
|
static bool WaitSCL_L(void) {
|
|
return WaitSCL_L_delay(I2C_ITERS_FOR_MS(I2C_STRETCH_TIMEOUT_MS));
|
|
}
|
|
|
|
// How long to allow the SIM module to *start* an operation, i.e. to pull SCL
|
|
// low after it has taken a command.
|
|
//
|
|
// This used to be 1200 ms, which is three orders of magnitude more than the
|
|
// module needs - its interrupt hands the command to the main loop and SCL goes
|
|
// low within microseconds of the STOP. The only thing that long allowance ever
|
|
// bought was dead time: every caller that arrives when the module has *already*
|
|
// finished (SCL back high, and it is never going to go low again) sat here for
|
|
// the full 1200 ms before doing the read. sc_rx_bytes() does exactly that on
|
|
// every call that follows a completed operation, which is why an ordinary
|
|
// `smart info` took about one and a half seconds.
|
|
//
|
|
// The result is ignored by sc_rx_bytes() anyway - reaching the end of this
|
|
// simply means the module is idle and the data is ready to read.
|
|
#define SIM_START_TIMEOUT_MS 50
|
|
|
|
static bool WaitSCL_L_timeout(void) {
|
|
// How long the module may take to *start* stretching, not how long it may
|
|
// hold. Polled at bus granularity: a command the module already finished
|
|
// never shows SCL low at all, and at 1 ms a step that cost the full
|
|
// timeout on every fast exchange.
|
|
return WaitSCL_L_delay(I2C_ITERS_FOR_MS(SIM_START_TIMEOUT_MS));
|
|
}
|
|
|
|
static bool I2C_Start(void) {
|
|
|
|
I2C_DELAY_2CLK;
|
|
I2C_DELAY_2CLK;
|
|
SDA_H;
|
|
I2C_DELAY_1CLK;
|
|
SCL_H;
|
|
if (WaitSCL_H() == false) {
|
|
return false;
|
|
}
|
|
|
|
I2C_DELAY_2CLK;
|
|
|
|
if (SCL_read == false) {
|
|
return false;
|
|
}
|
|
|
|
if (SDA_read == false) {
|
|
return false;
|
|
}
|
|
|
|
SDA_L;
|
|
I2C_DELAY_2CLK;
|
|
return true;
|
|
}
|
|
|
|
static bool I2C_WaitForSim(uint32_t wait) {
|
|
|
|
// wait for data from card
|
|
if (WaitSCL_L_timeout() == false) {
|
|
return false;
|
|
}
|
|
|
|
// wait is an iteration count; build it with I2C_ITERS_FOR_MS().
|
|
return WaitSCL_H_delay(wait);
|
|
}
|
|
|
|
// send i2c STOP
|
|
static void I2C_Stop(void) {
|
|
SCL_L;
|
|
I2C_DELAY_2CLK;
|
|
SDA_L;
|
|
I2C_DELAY_2CLK;
|
|
SCL_H;
|
|
I2C_DELAY_2CLK;
|
|
|
|
if (WaitSCL_H() == false) {
|
|
return;
|
|
}
|
|
|
|
SDA_H;
|
|
I2C_DELAY_2CLK;
|
|
I2C_DELAY_2CLK;
|
|
I2C_DELAY_2CLK;
|
|
I2C_DELAY_2CLK;
|
|
}
|
|
|
|
// Send i2c ACK
|
|
static void I2C_Ack(void) {
|
|
SCL_L;
|
|
I2C_DELAY_2CLK;
|
|
SDA_L;
|
|
I2C_DELAY_2CLK;
|
|
SCL_H;
|
|
I2C_DELAY_2CLK;
|
|
|
|
if (WaitSCL_H() == false) {
|
|
return;
|
|
}
|
|
|
|
SCL_L;
|
|
I2C_DELAY_2CLK;
|
|
}
|
|
|
|
// Send i2c NACK
|
|
static void I2C_NoAck(void) {
|
|
SCL_L;
|
|
I2C_DELAY_2CLK;
|
|
SDA_H;
|
|
I2C_DELAY_2CLK;
|
|
SCL_H;
|
|
I2C_DELAY_2CLK;
|
|
|
|
if (WaitSCL_H() == false) {
|
|
return;
|
|
}
|
|
|
|
SCL_L;
|
|
I2C_DELAY_2CLK;
|
|
}
|
|
|
|
static bool I2C_WaitAck(void) {
|
|
SCL_L;
|
|
I2C_DELAY_1CLK;
|
|
SDA_H;
|
|
I2C_DELAY_1CLK;
|
|
SCL_H;
|
|
|
|
if (WaitSCL_H() == false) {
|
|
return false;
|
|
}
|
|
|
|
I2C_DELAY_2CLK;
|
|
I2C_DELAY_2CLK;
|
|
if (SDA_read) {
|
|
SCL_L;
|
|
return false;
|
|
}
|
|
SCL_L;
|
|
return true;
|
|
}
|
|
|
|
static void I2C_SendByte(uint8_t data) {
|
|
|
|
uint8_t bits = 8;
|
|
|
|
while (bits--) {
|
|
SCL_L;
|
|
|
|
I2C_DELAY_HOLD;
|
|
|
|
if (data & 0x80)
|
|
SDA_H;
|
|
else
|
|
SDA_L;
|
|
|
|
data <<= 1;
|
|
|
|
I2C_DELAY_SDA;
|
|
|
|
SCL_H;
|
|
if (WaitSCL_H() == false) {
|
|
return;
|
|
}
|
|
|
|
I2C_DELAY_HIGH;
|
|
}
|
|
SCL_L;
|
|
}
|
|
|
|
static int16_t I2C_ReadByte(void) {
|
|
uint8_t bits = 8, b = 0;
|
|
|
|
SDA_H;
|
|
while (bits--) {
|
|
|
|
b <<= 1;
|
|
SCL_L;
|
|
if (WaitSCL_L() == false) {
|
|
return -2;
|
|
}
|
|
|
|
I2C_DELAY_SDA;
|
|
SCL_H;
|
|
if (WaitSCL_H() == false) {
|
|
return -1;
|
|
}
|
|
|
|
I2C_DELAY_HIGH;
|
|
if (SDA_read) {
|
|
b |= 0x01;
|
|
}
|
|
}
|
|
SCL_L;
|
|
return b;
|
|
}
|
|
|
|
// Sends one byte (command to be written, SlaveDevice address)
|
|
bool I2C_WriteCmd(uint8_t device_cmd, uint8_t device_address) {
|
|
bool _break = true;
|
|
do {
|
|
if (I2C_Start() == false) {
|
|
return false;
|
|
}
|
|
|
|
I2C_SendByte(device_address & 0xFE);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
I2C_SendByte(device_cmd);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
_break = false;
|
|
} while (false);
|
|
|
|
I2C_Stop();
|
|
|
|
if (_break) {
|
|
|
|
if (g_dbglevel > DBG_DEBUG) DbpString(I2C_ERROR);
|
|
|
|
return false;
|
|
}
|
|
return true;
|
|
}
|
|
|
|
// Sends 1 byte data (data to be written, command to be written , SlaveDevice address)
|
|
bool I2C_WriteByte(uint8_t data, uint8_t device_cmd, uint8_t device_address) {
|
|
bool _break = true;
|
|
do {
|
|
if (I2C_Start() == false) {
|
|
return false;
|
|
}
|
|
|
|
I2C_SendByte(device_address & 0xFE);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
I2C_SendByte(device_cmd);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
I2C_SendByte(data);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
_break = false;
|
|
} while (false);
|
|
|
|
I2C_Stop();
|
|
if (_break) {
|
|
if (g_dbglevel > DBG_DEBUG) DbpString(I2C_ERROR);
|
|
return false;
|
|
}
|
|
return true;
|
|
}
|
|
|
|
// Sends array of data (array, length, command to be written , SlaveDevice address)
|
|
// len = uint16 because we need to write up to 256 bytes
|
|
bool I2C_BufferWrite(const uint8_t *data, uint16_t len, uint8_t device_cmd, uint8_t device_address) {
|
|
bool _break = true;
|
|
do {
|
|
if (I2C_Start() == false) {
|
|
return false;
|
|
}
|
|
|
|
I2C_SendByte(device_address & 0xFE);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
I2C_SendByte(device_cmd);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
while (len) {
|
|
|
|
I2C_SendByte(*data);
|
|
if (I2C_WaitAck() == false)
|
|
break;
|
|
|
|
len--;
|
|
data++;
|
|
}
|
|
|
|
if (len == 0) {
|
|
_break = false;
|
|
}
|
|
|
|
} while (false);
|
|
|
|
I2C_Stop();
|
|
if (_break) {
|
|
if (g_dbglevel > DBG_DEBUG) DbpString(I2C_ERROR);
|
|
return false;
|
|
}
|
|
return true;
|
|
}
|
|
|
|
// read one array of data (Data array, Readout length, command to be written , SlaveDevice address ).
|
|
// len = uint16 because we need to read up to 256bytes
|
|
int16_t I2C_BufferRead(uint8_t *data, uint16_t len, uint8_t device_cmd, uint8_t device_address) {
|
|
|
|
// sanity check - need at least 2 bytes for the SIM-module length header
|
|
// (the response format prepends a 2-byte BE length); fewer cannot be parsed.
|
|
if (data == NULL || len < 2) {
|
|
return 0;
|
|
}
|
|
|
|
// extra wait 500us (514us measured)
|
|
// 200us (xx measured)
|
|
WaitUS(600);
|
|
|
|
bool _break = true;
|
|
|
|
do {
|
|
if (I2C_Start() == false) {
|
|
return 0;
|
|
}
|
|
|
|
// 0xB0 / 0xC0 == i2c write
|
|
I2C_SendByte(device_address & 0xFE);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
I2C_SendByte(device_cmd);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
// 0xB1 / 0xC1 == i2c read
|
|
I2C_Start();
|
|
I2C_SendByte(device_address | 1);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
_break = false;
|
|
} while (false);
|
|
|
|
if (_break) {
|
|
I2C_Stop();
|
|
if (g_dbglevel > DBG_DEBUG) DbpString(I2C_ERROR);
|
|
return 0;
|
|
}
|
|
|
|
uint16_t readcount = 0;
|
|
uint16_t recv_len = 0;
|
|
|
|
while (len) {
|
|
|
|
int16_t tmp = I2C_ReadByte();
|
|
if (tmp < 0) {
|
|
return tmp;
|
|
}
|
|
|
|
*data = (uint8_t)tmp & 0xFF;
|
|
|
|
len--;
|
|
|
|
// Starting firmware v4 the length is encoded on the first two bytes.
|
|
switch (readcount) {
|
|
case 0: {
|
|
// Length (MSB)
|
|
recv_len = (*data) << 8;
|
|
break;
|
|
}
|
|
case 1: {
|
|
// Length (LSB)
|
|
recv_len += *data;
|
|
|
|
// old packages..
|
|
if (recv_len > 0x0200) {
|
|
// [0] = len
|
|
// [1] = data
|
|
recv_len >>= 8;
|
|
data++;
|
|
}
|
|
|
|
// Adjust len if needed
|
|
if (len > recv_len) {
|
|
len = recv_len;
|
|
}
|
|
break;
|
|
}
|
|
default: {
|
|
// Data byte received
|
|
data++;
|
|
break;
|
|
}
|
|
}
|
|
|
|
readcount++;
|
|
|
|
// acknowledgements. After last byte send NACK.
|
|
if (len == 0) {
|
|
I2C_NoAck();
|
|
} else {
|
|
I2C_Ack();
|
|
}
|
|
}
|
|
|
|
I2C_Stop();
|
|
|
|
// return bytecount - bytes encoding length
|
|
return readcount - 2;
|
|
}
|
|
|
|
// read one array of data (Data array, Readout length, command to be written , SlaveDevice address ).
|
|
// len = uint16 because we need to read up to 256bytes
|
|
// No data process logic, only raw rx.
|
|
int16_t I2C_BufferReadRaw(uint8_t *data, uint16_t len, uint8_t device_cmd, uint8_t device_address) {
|
|
|
|
// sanity check
|
|
if (data == NULL || len == 0) {
|
|
return 0;
|
|
}
|
|
|
|
// uint8_t *pd = data;
|
|
|
|
// extra wait 500us (514us measured)
|
|
// 200us (xx measured)
|
|
WaitUS(600);
|
|
|
|
bool _break = true;
|
|
|
|
do {
|
|
if (I2C_Start() == false) {
|
|
return 0;
|
|
}
|
|
|
|
// 0xB0 / 0xC0 == i2c write
|
|
I2C_SendByte(device_address & 0xFE);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
I2C_SendByte(device_cmd);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
// 0xB1 / 0xC1 == i2c read
|
|
I2C_Start();
|
|
I2C_SendByte(device_address | 1);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
_break = false;
|
|
} while (false);
|
|
|
|
if (_break) {
|
|
I2C_Stop();
|
|
if (g_dbglevel > DBG_DEBUG) DbpString(I2C_ERROR);
|
|
return 0;
|
|
}
|
|
|
|
int16_t count = 0;
|
|
|
|
while (len) {
|
|
int16_t tmp = I2C_ReadByte();
|
|
if (tmp < 0) {
|
|
return tmp;
|
|
}
|
|
|
|
data[count] = (uint8_t)tmp & 0xFF;
|
|
len--;
|
|
count++;
|
|
|
|
// acknowledgements. After last byte send NACK.
|
|
if (len == 0) {
|
|
I2C_NoAck();
|
|
} else {
|
|
I2C_Ack();
|
|
}
|
|
}
|
|
|
|
I2C_Stop();
|
|
|
|
// Dbprintf("rec len... %u count... %u", recv_len, count);
|
|
// Dbhexdump(count, data, false);
|
|
|
|
return count;
|
|
}
|
|
|
|
int16_t I2C_ReadFW(uint8_t *data, uint8_t len, uint8_t msb, uint8_t lsb, uint8_t device_address) {
|
|
//START, 0xB0, 0x00, 0x00, START, 0xB1, xx, yy, zz, ......, STOP
|
|
bool _break = true;
|
|
uint8_t readcount = 0;
|
|
|
|
// sending
|
|
do {
|
|
if (I2C_Start() == false) {
|
|
return 0;
|
|
}
|
|
|
|
// 0xB0 / 0xC0 i2c write
|
|
I2C_SendByte(device_address & 0xFE);
|
|
if (I2C_WaitAck() == false)
|
|
break;
|
|
|
|
I2C_SendByte(msb);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
I2C_SendByte(lsb);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
// 0xB1 / 0xC1 i2c read
|
|
I2C_Start();
|
|
I2C_SendByte(device_address | 1);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
_break = false;
|
|
} while (false);
|
|
|
|
if (_break) {
|
|
I2C_Stop();
|
|
if (g_dbglevel > DBG_DEBUG) DbpString(I2C_ERROR);
|
|
return 0;
|
|
}
|
|
|
|
// reading
|
|
while (len) {
|
|
|
|
int16_t tmp = I2C_ReadByte();
|
|
if (tmp < 0) {
|
|
return tmp;
|
|
}
|
|
|
|
*data = (uint8_t)tmp & 0xFF;
|
|
|
|
data++;
|
|
readcount++;
|
|
len--;
|
|
|
|
// acknowledgements. After last byte send NACK.
|
|
if (len == 0)
|
|
I2C_NoAck();
|
|
else
|
|
I2C_Ack();
|
|
}
|
|
|
|
I2C_Stop();
|
|
return readcount;
|
|
}
|
|
|
|
bool I2C_WriteFW(const uint8_t *data, uint8_t len, uint8_t msb, uint8_t lsb, uint8_t device_address) {
|
|
//START, 0xB0, 0x00, 0x00, xx, yy, zz, ......, STOP
|
|
bool _break = true;
|
|
|
|
do {
|
|
if (I2C_Start() == false) {
|
|
return false;
|
|
}
|
|
|
|
// 0xB0 == i2c write
|
|
I2C_SendByte(device_address & 0xFE);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
I2C_SendByte(msb);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
I2C_SendByte(lsb);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
|
|
while (len) {
|
|
I2C_SendByte(*data);
|
|
if (I2C_WaitAck() == false) {
|
|
break;
|
|
}
|
|
len--;
|
|
data++;
|
|
}
|
|
|
|
if (len == 0) {
|
|
_break = false;
|
|
}
|
|
|
|
} while (false);
|
|
|
|
I2C_Stop();
|
|
|
|
if (_break) {
|
|
if (g_dbglevel > DBG_DEBUG) DbpString(I2C_ERROR);
|
|
return false;
|
|
}
|
|
return true;
|
|
}
|
|
|
|
static bool sim_module_at_least(uint8_t major, uint8_t minor, uint8_t want_major, uint8_t want_minor) {
|
|
return ((major > want_major) || ((major == want_major) && (minor >= want_minor)));
|
|
}
|
|
|
|
void I2C_print_status(void) {
|
|
DbpString(_CYAN_("Smart card module (ISO 7816)"));
|
|
|
|
uint8_t major, minor;
|
|
if (I2C_get_version(&major, &minor) == PM3_SUCCESS) {
|
|
|
|
bool ok = sim_module_at_least(major, minor, SIM_MODULE_VERS_MIN_HI, SIM_MODULE_VERS_MIN_LO);
|
|
bool t1 = sim_module_at_least(major, minor, SIM_MODULE_VERS_T1_HI, SIM_MODULE_VERS_T1_LO);
|
|
|
|
Dbprintf(" version................. v%d.%02d ( %s )"
|
|
, major
|
|
, minor
|
|
, ok ? _GREEN_("ok") : _RED_("Outdated")
|
|
);
|
|
|
|
Dbprintf(" T=1, PPS................ ( %s )"
|
|
, t1 ? _GREEN_("supported") : _YELLOW_("not in this firmware")
|
|
);
|
|
} else {
|
|
DbpString(" version................. ( " _RED_("fail") " )");
|
|
}
|
|
}
|
|
|
|
int I2C_get_version(uint8_t *major, uint8_t *minor) {
|
|
uint8_t resp[] = {0, 0, 0, 0};
|
|
I2C_Reset_EnterMainProgram();
|
|
// The capability probe runs this on every client connect. Without the
|
|
// restore, reconnecting a client leaves the module on the default rate and
|
|
// an already negotiated card unreachable.
|
|
sc_rate_restore();
|
|
uint8_t len = I2C_BufferRead(resp, sizeof(resp), I2C_DEVICE_CMD_GETVERSION, I2C_DEVICE_ADDRESS_MAIN);
|
|
if (len > 1) {
|
|
*major = resp[0];
|
|
*minor = resp[1];
|
|
return PM3_SUCCESS;
|
|
}
|
|
return PM3_EDEVNOTSUPP;
|
|
}
|
|
|
|
// Will read response from smart card module, retries 3 times to get the data.
|
|
static uint32_t s_trace_tick = 0;
|
|
|
|
void sc_log_trace_reset(void) {
|
|
s_trace_tick = GetTicks();
|
|
}
|
|
|
|
void sc_log_trace(const uint8_t *d, uint16_t len, bool reader2tag) {
|
|
uint32_t now = GetTicks();
|
|
if (s_trace_tick == 0) {
|
|
s_trace_tick = now;
|
|
}
|
|
LogTrace(d, len, s_trace_tick, now, NULL, reader2tag);
|
|
s_trace_tick = now;
|
|
}
|
|
|
|
bool sc_rx_bytes(uint8_t *dest, uint16_t *destlen, uint32_t wait) {
|
|
|
|
uint8_t i = 10;
|
|
int16_t len = 0;
|
|
while (i--) {
|
|
|
|
I2C_WaitForSim(wait);
|
|
|
|
len = I2C_BufferRead(dest, *destlen, I2C_DEVICE_CMD_READ, I2C_DEVICE_ADDRESS_MAIN);
|
|
|
|
LED_C_ON();
|
|
|
|
if (len > 1) {
|
|
break;
|
|
} else if (len == 1) {
|
|
continue;
|
|
} else {
|
|
return false;
|
|
}
|
|
}
|
|
|
|
*destlen = len;
|
|
return true;
|
|
}
|
|
|
|
// ISO 7816-3 clause 8: offered protocols are the low nibbles of the TDi bytes.
|
|
// No TD1 means T=0 only. T=15 is global interface bytes, not a protocol.
|
|
static uint8_t atr_protocols(const uint8_t *atr, uint8_t len) {
|
|
|
|
if (len < 2) {
|
|
return 0;
|
|
}
|
|
|
|
uint8_t y = (uint8_t)(atr[1] >> 4); // T0
|
|
uint8_t i = 2;
|
|
uint8_t mask = 0;
|
|
|
|
while (y) {
|
|
|
|
if (y & 0x01) i++; // TA(i)
|
|
if (y & 0x02) i++; // TB(i)
|
|
if (y & 0x04) i++; // TC(i)
|
|
|
|
if ((y & 0x08) == 0) {
|
|
break; // no TD(i), nothing further named
|
|
}
|
|
if (i >= len) {
|
|
break; // truncated ATR
|
|
}
|
|
|
|
uint8_t td = atr[i++];
|
|
uint8_t t = (uint8_t)(td & 0x0F);
|
|
if (t < 8) {
|
|
mask |= (uint8_t)(1u << t);
|
|
}
|
|
y = (uint8_t)(td >> 4);
|
|
}
|
|
|
|
if (mask == 0) {
|
|
mask = SC_PROTO_T0; // clause 8.2.3
|
|
}
|
|
return mask;
|
|
}
|
|
|
|
uint8_t sc_raw_device_cmd(smartcard_command_t flags) {
|
|
|
|
// an explicit T=1 request is an override, honoured even if the ATR disagrees
|
|
if ((flags & SC_RAW_T1) == SC_RAW_T1) {
|
|
|
|
if ((s_card_protocols != 0) && ((s_card_protocols & SC_PROTO_T1) == 0)) {
|
|
if ((g_dbglevel >= DBG_ERROR) && (s_proto_announced == false)) {
|
|
s_proto_announced = true;
|
|
DbpString("SC: " _YELLOW_("card offers no T=1") ", sending it anyway");
|
|
}
|
|
}
|
|
return I2C_DEVICE_CMD_SEND_T1;
|
|
}
|
|
|
|
if ((flags & SC_RAW_T0) == SC_RAW_T0) {
|
|
|
|
// A T=0 request to a card offering no T=0 cannot work - it simply will
|
|
// not hear it. Most modern EMV/JCOP cards are T=1 only and callers like
|
|
// ExchangeAPDUSC() ask for T=0 unconditionally. Redirect only that case;
|
|
// a card offering both keeps the caller's choice.
|
|
if ((s_card_protocols != 0) &&
|
|
((s_card_protocols & SC_PROTO_T0) == 0) &&
|
|
((s_card_protocols & SC_PROTO_T1) == SC_PROTO_T1)) {
|
|
|
|
if ((g_dbglevel >= DBG_INFO) && (s_proto_announced == false)) {
|
|
s_proto_announced = true;
|
|
DbpString("SC: card offers no T=0, sending as T=1");
|
|
}
|
|
return I2C_DEVICE_CMD_SEND_T1;
|
|
}
|
|
|
|
return I2C_DEVICE_CMD_SEND_T0;
|
|
}
|
|
|
|
// Raw pass through: the host owns the framing, so never second guess it.
|
|
return I2C_DEVICE_CMD_SEND;
|
|
}
|
|
|
|
// The protocol of TD1, which is what the card runs if nothing is negotiated.
|
|
static uint8_t atr_first_proto(const uint8_t *atr, uint8_t len) {
|
|
if ((len < 2) || ((atr[1] & 0x80) == 0)) {
|
|
return 0;
|
|
}
|
|
uint8_t i = 2;
|
|
if (atr[1] & 0x10) i++;
|
|
if (atr[1] & 0x20) i++;
|
|
if (atr[1] & 0x40) i++;
|
|
return (i < len) ? (uint8_t)(atr[i] & 0x0F) : 0;
|
|
}
|
|
|
|
// The fastest rate worth proposing to a card, or 0 for none.
|
|
//
|
|
// Two rules keep this safe, both learned on the bench rather than assumed:
|
|
//
|
|
// - Keep the Fi the card advertised and only lower Di. Proposing a different
|
|
// Fi is refused: a SAM advertising Fi=512 took the whole Fi=512 family and
|
|
// rejected every Fi=768/1024/1536/2048 offer.
|
|
// - R = Fi / (16 * Di) is the module's UART reload. It has to be a whole
|
|
// number or the sampling point drifts - that is the +3.2% which makes
|
|
// Fi=372 unusable beyond Di=1 - and it must not fall below the floor.
|
|
//
|
|
// The floor is measured, not guessed. It was 8 while the module still waited
|
|
// out a turnaround guard before listening, which cost it the second byte of
|
|
// every answer above 31250 bit/s. With that guard applied only before
|
|
// transmitting (module v4.62), R=2 (125000 bit/s) is clean over repeated runs
|
|
// and R=1 still is not: at 16 clocks per etu a character is 192 instruction
|
|
// cycles, and the receive loop does not fit in that.
|
|
//
|
|
// A card with no TA1 offers nothing but the default, so nothing is proposed.
|
|
#define SC_PPS_MIN_RELOAD 2
|
|
|
|
// ISO/IEC 7816-3 tables 7 and 8. 0 marks an RFU entry, which nothing may use.
|
|
static const uint16_t s_fi_tab[16] = {372, 372, 558, 744, 1116, 1488, 1860, 0,
|
|
0, 512, 768, 1024, 1536, 2048, 0, 0
|
|
};
|
|
static const uint8_t s_di_tab[16] = {0, 1, 2, 4, 8, 16, 32, 64, 12, 20, 0, 0, 0, 0, 0, 0};
|
|
|
|
// The module's UART reload for a TA1, or 0 when the pair is unusable. Same
|
|
// arithmetic as UART_Set_FiDi() in the module firmware: R = Fi / (16 * Di),
|
|
// which has to come out whole or the sampling point drifts across a character.
|
|
static uint16_t sc_ta1_reload(uint8_t ta1) {
|
|
|
|
uint16_t f = s_fi_tab[(ta1 >> 4) & 0x0F];
|
|
uint8_t d = s_di_tab[ta1 & 0x0F];
|
|
|
|
if ((f == 0) || (d == 0)) {
|
|
return 0;
|
|
}
|
|
if ((f % (uint16_t)(16u * d)) != 0) {
|
|
return 0;
|
|
}
|
|
return (uint16_t)(f / (uint16_t)(16u * d));
|
|
}
|
|
|
|
// Put the module back on the negotiated rate without touching the card.
|
|
//
|
|
// A module reset returns its UART to the default divisor, but the card keeps
|
|
// the rate a PPS put it at - only an RST pulse clears that, and the callers
|
|
// below deliberately do not pulse one. Left alone the two sit at different
|
|
// rates and every exchange after the reset is garbage; the only other cure is
|
|
// an ATR, which resets the card and destroys a SAM's open secure channel.
|
|
//
|
|
// Only the rate is restored. TC1 and TC2 - guard time and WI - come from the
|
|
// ATR and are gone with the reset, so a card naming non-default ones still
|
|
// needs a fresh ATR. What the module comes up with is what those cards ran at
|
|
// before their ATR was read anyway.
|
|
static void sc_rate_restore(void) {
|
|
|
|
if ((s_pps.ta1 == 0) || (s_pps.ta1 == 0x11)) {
|
|
return; // nothing negotiated, the default is right
|
|
}
|
|
|
|
uint16_t r = sc_ta1_reload(s_pps.ta1);
|
|
if (r == 0) {
|
|
return;
|
|
}
|
|
|
|
// SETBAUD carries TH1, which the module turns back into 256 - TH1. R = 256
|
|
// wraps to 0, which is exactly what the timer wants.
|
|
uint8_t th1 = (uint8_t)((256u - r) & 0xFFu);
|
|
|
|
if (I2C_WriteByte(th1, I2C_DEVICE_CMD_SETBAUD, I2C_DEVICE_ADDRESS_MAIN) == false) {
|
|
if (g_dbglevel >= DBG_ERROR) {
|
|
DbpString("SC: could not put the module back on the negotiated rate");
|
|
}
|
|
return;
|
|
}
|
|
|
|
if (g_dbglevel >= DBG_INFO) {
|
|
Dbprintf("SC: module rate restored without a card reset, TA1 %02X (R=%u)", s_pps.ta1, r);
|
|
}
|
|
}
|
|
|
|
static uint8_t sc_pps_best_ta1(const uint8_t *atr, uint8_t len) {
|
|
|
|
if ((len < 3) || ((atr[1] & 0x10) == 0)) {
|
|
return 0; // no TA1 - default only
|
|
}
|
|
|
|
uint8_t fi_idx = (uint8_t)((atr[2] >> 4) & 0x0F);
|
|
uint16_t f = s_fi_tab[fi_idx];
|
|
if (f == 0) {
|
|
return 0; // RFU
|
|
}
|
|
|
|
uint8_t best = 0;
|
|
uint16_t best_clocks = 372; // has to beat the default to be worth it
|
|
|
|
for (uint8_t di_idx = 1; di_idx < 16; di_idx++) {
|
|
|
|
uint8_t d = s_di_tab[di_idx];
|
|
if (d == 0) {
|
|
continue;
|
|
}
|
|
if ((f % (uint16_t)(16u * d)) != 0) {
|
|
continue; // divisor is not exact, the etu would drift
|
|
}
|
|
if ((f / (uint16_t)(16u * d)) < SC_PPS_MIN_RELOAD) {
|
|
continue; // faster than the module can receive
|
|
}
|
|
|
|
uint16_t clocks = (uint16_t)(f / d);
|
|
if (clocks >= best_clocks) {
|
|
continue;
|
|
}
|
|
best_clocks = clocks;
|
|
best = (uint8_t)((fi_idx << 4) | di_idx);
|
|
}
|
|
|
|
return best;
|
|
}
|
|
|
|
static bool sc_pps(uint8_t proto, uint8_t ta1) {
|
|
uint8_t req[2] = { (uint8_t)(proto & 0x0F), ta1 };
|
|
if (I2C_BufferWrite(req, sizeof(req), I2C_DEVICE_CMD_PPS, I2C_DEVICE_ADDRESS_MAIN) == false) {
|
|
return false;
|
|
}
|
|
uint8_t resp[8] = {0};
|
|
uint16_t len = sizeof(resp);
|
|
if ((sc_rx_bytes(resp, &len, SIM_WAIT_DELAY) == false) || (len < 3)) {
|
|
return false;
|
|
}
|
|
// resp is [ok][active protocol][ta1 in force]
|
|
return ((resp[0] == 1) && (resp[2] == ta1));
|
|
}
|
|
|
|
void sc_pps_remember(const uint8_t *atr, uint8_t atr_len, uint8_t proto, uint8_t ta1) {
|
|
if ((atr_len == 0) || (atr_len > sizeof(s_pps.atr))) {
|
|
return;
|
|
}
|
|
memcpy(s_pps.atr, atr, atr_len);
|
|
s_pps.atr_len = atr_len;
|
|
s_pps.ta1 = ta1;
|
|
s_pps.proto = proto;
|
|
}
|
|
|
|
void sc_pps_forget(void) {
|
|
s_pps.atr_len = 0;
|
|
s_pps.ta1 = 0;
|
|
s_pps.tried = false;
|
|
}
|
|
|
|
bool GetATR(smart_card_atr_t *card_ptr, bool verbose) {
|
|
|
|
if (card_ptr == NULL) {
|
|
return false;
|
|
}
|
|
|
|
card_ptr->atr_len = 0;
|
|
memset(card_ptr->atr, 0, sizeof(card_ptr->atr));
|
|
|
|
// Send ATR
|
|
// start [C0 01] stop start C1 len aa bb cc stop]
|
|
I2C_WriteCmd(I2C_DEVICE_CMD_GENERATE_ATR, I2C_DEVICE_ADDRESS_MAIN);
|
|
|
|
// wait for sim card to answer.
|
|
// 1byte = 1ms , max frame 256bytes. Should wait 256ms atleast just in case.
|
|
if (I2C_WaitForSim(SIM_WAIT_DELAY) == false) {
|
|
return false;
|
|
}
|
|
|
|
// read bytes from module
|
|
uint16_t len = sizeof(card_ptr->atr);
|
|
if (sc_rx_bytes(card_ptr->atr, &len, SIM_WAIT_DELAY) == false) {
|
|
return false;
|
|
}
|
|
|
|
if (len > sizeof(card_ptr->atr)) {
|
|
len = sizeof(card_ptr->atr);
|
|
}
|
|
|
|
uint8_t pos_td = 1;
|
|
if ((card_ptr->atr[1] & 0x10) == 0x10) pos_td++;
|
|
if ((card_ptr->atr[1] & 0x20) == 0x20) pos_td++;
|
|
if ((card_ptr->atr[1] & 0x40) == 0x40) pos_td++;
|
|
|
|
// T0 indicate presence T=0 vs T=1. T=1 has checksum TCK
|
|
if ((card_ptr->atr[1] & 0x80) == 0x80) {
|
|
|
|
pos_td++;
|
|
|
|
// 1 == T1 , presence of checksum TCK
|
|
if ((card_ptr->atr[pos_td] & 0x01) == 0x01) {
|
|
|
|
uint8_t chksum = 0;
|
|
// xor property. will be zero when xored with chksum.
|
|
for (uint16_t i = 1; i < len; ++i)
|
|
chksum ^= card_ptr->atr[i];
|
|
|
|
if (chksum) {
|
|
if (g_dbglevel > DBG_INFO) DbpString("Wrong ATR checksum");
|
|
}
|
|
}
|
|
}
|
|
|
|
card_ptr->atr_len = (uint8_t)(len & 0xff);
|
|
|
|
s_card_protocols = atr_protocols(card_ptr->atr, card_ptr->atr_len);
|
|
s_proto_announced = false;
|
|
if (g_dbglevel >= DBG_INFO) {
|
|
// What the ATR advertises, and which of them the card actually runs
|
|
// until something negotiates otherwise. Saying only "offers T=0 T=1"
|
|
// reads like a state report when it is a capability list.
|
|
Dbprintf("SC: ATR offers%s%s, card runs T=%u"
|
|
, (s_card_protocols & SC_PROTO_T0) ? " T=0" : ""
|
|
, (s_card_protocols & SC_PROTO_T1) ? " T=1" : ""
|
|
, atr_first_proto(card_ptr->atr, card_ptr->atr_len)
|
|
);
|
|
}
|
|
|
|
if (verbose) {
|
|
sc_log_trace(card_ptr->atr, card_ptr->atr_len, false);
|
|
}
|
|
|
|
// Same card as the one a rate was negotiated for? Put it back. This is the
|
|
// only moment a PPS is legal, and the module has just come up at the
|
|
// default, so card and module move together.
|
|
if (s_pps.reapply && s_pps.ta1 && (s_pps.atr_len == card_ptr->atr_len) &&
|
|
(memcmp(s_pps.atr, card_ptr->atr, s_pps.atr_len) == 0)) {
|
|
|
|
if (sc_pps(s_pps.proto, s_pps.ta1)) {
|
|
if (g_dbglevel >= DBG_INFO) {
|
|
Dbprintf("SC: rate restored, TA1 %02X", s_pps.ta1);
|
|
}
|
|
} else {
|
|
// Refused or lost: the card stays at the default per 9.1, so drop
|
|
// the entry rather than keep failing on every ATR from now on.
|
|
if (g_dbglevel >= DBG_ERROR) {
|
|
Dbprintf("SC: could not restore TA1 %02X, back to the default", s_pps.ta1);
|
|
}
|
|
sc_pps_forget();
|
|
}
|
|
|
|
} else {
|
|
|
|
bool same_card = (s_pps.atr_len == card_ptr->atr_len) &&
|
|
(memcmp(s_pps.atr, card_ptr->atr, s_pps.atr_len) == 0);
|
|
|
|
if (same_card == false) {
|
|
sc_pps_forget(); // different card, start over
|
|
}
|
|
|
|
// First sight of this card: ask for the best rate its ATR allows. Only
|
|
// once - a refusal is remembered so every later ATR does not retry it.
|
|
if (s_pps.reapply && (s_pps.tried == false)) {
|
|
|
|
uint8_t want = sc_pps_best_ta1(card_ptr->atr, card_ptr->atr_len);
|
|
|
|
memcpy(s_pps.atr, card_ptr->atr, card_ptr->atr_len);
|
|
s_pps.atr_len = card_ptr->atr_len;
|
|
s_pps.tried = true;
|
|
|
|
if (want && sc_pps(atr_first_proto(card_ptr->atr, card_ptr->atr_len), want)) {
|
|
s_pps.ta1 = want;
|
|
s_pps.proto = atr_first_proto(card_ptr->atr, card_ptr->atr_len);
|
|
if (g_dbglevel >= DBG_INFO) {
|
|
Dbprintf("SC: negotiated TA1 %02X", want);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
void SmartCardAtr(void) {
|
|
LED_D_ON();
|
|
set_tracing(true);
|
|
I2C_Reset_EnterMainProgram();
|
|
smart_card_atr_t card;
|
|
if (GetATR(&card, true)) {
|
|
reply_ng(CMD_SMART_ATR, PM3_SUCCESS, (uint8_t *)&card, sizeof(smart_card_atr_t));
|
|
} else {
|
|
reply_ng(CMD_SMART_ATR, PM3_ETIMEOUT, NULL, 0);
|
|
}
|
|
set_tracing(false);
|
|
LEDsoff();
|
|
// StopTicks();
|
|
}
|
|
|
|
void SmartCardRaw(const smart_card_raw_t *p) {
|
|
LED_D_ON();
|
|
|
|
uint16_t len = 0;
|
|
uint8_t *resp = BigBuf_calloc(ISO7816_MAX_FRAME);
|
|
if (resp == NULL) {
|
|
reply_ng(CMD_SMART_RAW, PM3_EMALLOC, NULL, 0);
|
|
LEDsoff();
|
|
return;
|
|
}
|
|
smartcard_command_t flags = p->flags;
|
|
|
|
if ((flags & SC_CLEARLOG) == SC_CLEARLOG)
|
|
clear_trace();
|
|
|
|
if ((flags & SC_LOG) == SC_LOG)
|
|
set_tracing(true);
|
|
else
|
|
set_tracing(false);
|
|
|
|
if ((flags & SC_CONNECT) == SC_CONNECT) {
|
|
|
|
I2C_Reset_EnterMainProgram();
|
|
|
|
// Without SC_SELECT there is no ATR to negotiate against, so put the
|
|
// rate back by hand. With it, GetATR() resets the card and runs the PPS
|
|
// itself - and the module has to be on the default to hear that ATR.
|
|
if ((flags & SC_SELECT) != SC_SELECT) {
|
|
sc_rate_restore();
|
|
}
|
|
|
|
if ((flags & SC_SELECT) == SC_SELECT) {
|
|
smart_card_atr_t card;
|
|
bool gotATR = GetATR(&card, true);
|
|
if (gotATR == false) {
|
|
reply_ng(CMD_SMART_RAW, PM3_ESOFT, NULL, 0);
|
|
goto OUT;
|
|
}
|
|
}
|
|
}
|
|
|
|
if (((flags & SC_RAW) == SC_RAW) ||
|
|
((flags & SC_RAW_T0) == SC_RAW_T0) ||
|
|
((flags & SC_RAW_T1) == SC_RAW_T1)) {
|
|
|
|
uint32_t wait = SIM_WAIT_DELAY;
|
|
if ((flags & SC_WAIT) == SC_WAIT) {
|
|
// Asking for N ms now actually waits N ms. The old conversion
|
|
// assumed 3.07 us per iteration while the delay had been changed to
|
|
// 20 us, so `--timeout 1000` sat there for six and a half seconds.
|
|
uint32_t ms = p->wait_delay;
|
|
if (ms > I2C_WAIT_MAX_MS) {
|
|
ms = I2C_WAIT_MAX_MS;
|
|
}
|
|
wait = I2C_ITERS_FOR_MS(ms);
|
|
}
|
|
|
|
sc_log_trace(p->data, p->len, true);
|
|
|
|
bool res = I2C_BufferWrite(
|
|
p->data,
|
|
p->len,
|
|
sc_raw_device_cmd(flags),
|
|
I2C_DEVICE_ADDRESS_MAIN
|
|
);
|
|
|
|
if (res == false) {
|
|
if (g_dbglevel > 3) {
|
|
DbpString(I2C_ERROR);
|
|
}
|
|
reply_ng(CMD_SMART_RAW, PM3_ESOFT, NULL, 0);
|
|
goto OUT;
|
|
}
|
|
|
|
// read bytes from module
|
|
len = ISO7816_MAX_FRAME;
|
|
res = sc_rx_bytes(resp, &len, wait);
|
|
if (res) {
|
|
sc_log_trace(resp, len, false);
|
|
} else {
|
|
len = 0;
|
|
}
|
|
}
|
|
|
|
reply_ng(CMD_SMART_RAW, PM3_SUCCESS, resp, len);
|
|
|
|
OUT:
|
|
BigBuf_free();
|
|
set_tracing(false);
|
|
LEDsoff();
|
|
}
|
|
|
|
void SmartCardUpgrade(uint64_t arg0) {
|
|
|
|
LED_C_ON();
|
|
|
|
#define I2C_BLOCK_SIZE 128
|
|
// write. Sector0, with 11,22,33,44
|
|
// erase is 128bytes, and takes 50ms to execute
|
|
|
|
I2C_Reset_EnterBootloader();
|
|
|
|
bool isOK = true;
|
|
uint16_t length = arg0, pos = 0;
|
|
const uint8_t *fwdata = BigBuf_get_addr();
|
|
uint8_t *verifydata = BigBuf_calloc(I2C_BLOCK_SIZE);
|
|
if (verifydata == NULL) {
|
|
reply_ng(CMD_SMART_UPGRADE, PM3_EMALLOC, NULL, 0);
|
|
LED_C_OFF();
|
|
return;
|
|
}
|
|
|
|
while (length) {
|
|
|
|
uint8_t msb = (pos >> 8) & 0xFF;
|
|
uint8_t lsb = pos & 0xFF;
|
|
|
|
Dbprintf("FW %02X%02X", msb, lsb);
|
|
|
|
size_t size = MIN(I2C_BLOCK_SIZE, length);
|
|
|
|
// write
|
|
int16_t res = I2C_WriteFW(fwdata + pos, size, msb, lsb, I2C_DEVICE_ADDRESS_BOOT);
|
|
if (!res) {
|
|
Dbprintf("Writing failed at offset 0x%04X", pos);
|
|
isOK = false;
|
|
break;
|
|
}
|
|
|
|
// writing takes time.
|
|
WaitMS(50);
|
|
|
|
// read
|
|
res = I2C_ReadFW(verifydata, size, msb, lsb, I2C_DEVICE_ADDRESS_BOOT);
|
|
if (res <= 0) {
|
|
Dbprintf("Reading back failed at offset 0x%04X", pos);
|
|
isOK = false;
|
|
break;
|
|
}
|
|
|
|
// cmp
|
|
if (0 != memcmp(fwdata + pos, verifydata, size)) {
|
|
Dbprintf("Verify mismatch at offset 0x%04X", pos);
|
|
isOK = false;
|
|
break;
|
|
}
|
|
|
|
length -= size;
|
|
pos += size;
|
|
}
|
|
|
|
reply_ng(CMD_SMART_UPGRADE, (isOK) ? PM3_SUCCESS : PM3_ESOFT, NULL, 0);
|
|
LED_C_OFF();
|
|
BigBuf_free();
|
|
}
|
|
|
|
// Send a single byte to the SIM module's CMD_SETBAUD opcode (0x04).
|
|
// The 8051 firmware uses this to reload Timer1 (UART0 baud generator).
|
|
// Until 2026 the implementation was an empty stub; the SIM module silently
|
|
// ignored any host-driven baud renegotiation. Some smart cards (notably the
|
|
// HID Artemis SLE88 SAM family) advertise non-default Fi/Di in TA1 and need
|
|
// PPS to switch the bridge baud post-ATR.
|
|
void SmartCardSetBaud(uint64_t arg0) {
|
|
LED_D_ON();
|
|
I2C_Reset_EnterMainProgram();
|
|
bool ok = I2C_WriteByte((uint8_t)(arg0 & 0xFF),
|
|
I2C_DEVICE_CMD_SETBAUD,
|
|
I2C_DEVICE_ADDRESS_MAIN);
|
|
reply_ng(CMD_SMART_SETBAUD, ok ? PM3_SUCCESS : PM3_ESOFT, NULL, 0);
|
|
LEDsoff();
|
|
}
|
|
|
|
/*
|
|
* ISO/IEC 7816-3 clause 9 protocol and parameter selection.
|
|
*
|
|
* PPS is only legal in the window straight after the ATR, so the card is reset
|
|
* and its ATR collected first - that also gives the SIM module the interface
|
|
* bytes it needs to time the exchange. The module answers with
|
|
*
|
|
* [0] 1 when the card confirmed the request
|
|
* [1] the protocol now in force
|
|
* [2] the TA1 (FI/DI) now in force
|
|
*
|
|
* Note that SEND_T1 already runs a PPS on its own when the ATR offers T=1 but
|
|
* names T=0 first, so this is only needed to negotiate Fi/Di explicitly.
|
|
*/
|
|
void SmartCardPPS(const smart_card_pps_t *p) {
|
|
|
|
LED_D_ON();
|
|
set_tracing(true);
|
|
I2C_Reset_EnterMainProgram();
|
|
|
|
smart_card_atr_t card;
|
|
s_pps.reapply = false; // this call is the negotiation
|
|
bool got_atr = GetATR(&card, true);
|
|
s_pps.reapply = true;
|
|
if (got_atr == false) {
|
|
reply_ng(CMD_SMART_PPS, PM3_ETIMEOUT, NULL, 0);
|
|
goto out;
|
|
}
|
|
|
|
uint8_t req[2];
|
|
uint16_t reqlen = 1;
|
|
uint8_t want_proto = p->protocol;
|
|
if (want_proto == SC_PPS_PROTO_CARD_DEFAULT) {
|
|
want_proto = atr_first_proto(card.atr, card.atr_len);
|
|
}
|
|
|
|
req[0] = (uint8_t)(want_proto & 0x0F);
|
|
if (p->use_ta1) {
|
|
req[1] = p->ta1;
|
|
reqlen = 2;
|
|
}
|
|
|
|
if (I2C_BufferWrite(req, reqlen, I2C_DEVICE_CMD_PPS, I2C_DEVICE_ADDRESS_MAIN) == false) {
|
|
if (g_dbglevel > DBG_DEBUG) {
|
|
DbpString(I2C_ERROR);
|
|
}
|
|
reply_ng(CMD_SMART_PPS, PM3_ESOFT, NULL, 0);
|
|
goto out;
|
|
}
|
|
|
|
uint8_t resp[8] = {0};
|
|
uint16_t len = sizeof(resp);
|
|
if ((sc_rx_bytes(resp, &len, SIM_WAIT_DELAY) == false) || (len < 3)) {
|
|
reply_ng(CMD_SMART_PPS, PM3_ETIMEOUT, NULL, 0);
|
|
goto out;
|
|
}
|
|
|
|
// resp is [ok][active protocol][ta1 in force].
|
|
//
|
|
// Only a rate is worth remembering. A protocol override is a deliberate
|
|
// one-off - `smart pps` defaults to T=1, so asking for a rate alone
|
|
// switches the card's framing - and making that stick across every later
|
|
// ATR breaks anything that builds T=0 APDUs, the SAM commands included.
|
|
// Leave it to this session and do not cache it.
|
|
if (resp[0] == 1) {
|
|
|
|
uint8_t card_proto = atr_first_proto(card.atr, card.atr_len);
|
|
|
|
if (resp[2] == 0x11) {
|
|
sc_pps_forget(); // back to the default rate
|
|
|
|
} else if (resp[1] == card_proto) {
|
|
sc_pps_remember(card.atr, card.atr_len, resp[1], resp[2]);
|
|
|
|
} else {
|
|
// rate negotiated alongside a protocol change: honour it now, but
|
|
// do not restore it later behind the user's back
|
|
sc_pps_forget();
|
|
if (g_dbglevel >= DBG_ERROR) {
|
|
Dbprintf("SC: T=%u selected, rate not remembered (card offers T=%u first)",
|
|
resp[1], card_proto);
|
|
}
|
|
}
|
|
}
|
|
|
|
reply_ng(CMD_SMART_PPS, PM3_SUCCESS, resp, 3);
|
|
|
|
out:
|
|
set_tracing(false);
|
|
LEDsoff();
|
|
}
|
|
|
|
void SmartCardSetClock(uint64_t arg0) {
|
|
LED_D_ON();
|
|
set_tracing(true);
|
|
I2C_Reset_EnterMainProgram();
|
|
// Fsys and the card clock move together, so a negotiated etu stays valid in
|
|
// card clocks - but the reset still wiped the divisor that produces it.
|
|
sc_rate_restore();
|
|
// Send SIM CLC
|
|
// start [C0 05 xx] stop
|
|
I2C_WriteByte(arg0, I2C_DEVICE_CMD_SIM_CLC, I2C_DEVICE_ADDRESS_MAIN);
|
|
reply_ng(CMD_SMART_SETCLOCK, PM3_SUCCESS, NULL, 0);
|
|
set_tracing(false);
|
|
LEDsoff();
|
|
}
|