Files
2021-01-02 17:27:18 -08:00
..
2021-01-02 17:27:18 -08:00
2020-12-30 00:44:49 -08:00
2021-01-02 12:48:58 -08:00
2020-12-30 00:44:49 -08:00

Xenium Flash Firmware

This is the Verilog source code for the Xenium Flash Memory programming.

  • Its fairly straight forward, the CPLD acts as a bridge between the Raspberry PI (or any other device) and the OpenXenium Flash memory and translates writing and reading instructions from a single 4-bit bus to a 21-bit Address + 8-bit bus.