You've already forked linux-packaging-mono
							
							
		
			
				
	
	
		
			139 lines
		
	
	
		
			4.1 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			139 lines
		
	
	
		
			4.1 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
 | |
| ; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
 | |
| ; RUN:   -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
 | |
| ; RUN:  --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
 | |
| ; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
 | |
| ; RUN:   -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
 | |
| ; RUN:  --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
 | |
| ; ModuleID = 'ComparisonTestCases/testComparesiequc.c'
 | |
| 
 | |
| @glob = common local_unnamed_addr global i8 0, align 1
 | |
| 
 | |
| ; Function Attrs: norecurse nounwind readnone
 | |
| define signext i32 @test_iequc(i8 zeroext %a, i8 zeroext %b) {
 | |
| ; CHECK-LABEL: test_iequc:
 | |
| ; CHECK:       # %bb.0: # %entry
 | |
| ; CHECK-NEXT:    xor r3, r3, r4
 | |
| ; CHECK-NEXT:    cntlzw r3, r3
 | |
| ; CHECK-NEXT:    srwi r3, r3, 5
 | |
| ; CHECK-NEXT:    blr
 | |
| entry:
 | |
|   %cmp = icmp eq i8 %a, %b
 | |
|   %conv2 = zext i1 %cmp to i32
 | |
|   ret i32 %conv2
 | |
| }
 | |
| 
 | |
| ; Function Attrs: norecurse nounwind readnone
 | |
| define signext i32 @test_iequc_sext(i8 zeroext %a, i8 zeroext %b) {
 | |
| ; CHECK-LABEL: test_iequc_sext:
 | |
| ; CHECK:       # %bb.0: # %entry
 | |
| ; CHECK-NEXT:    xor r3, r3, r4
 | |
| ; CHECK-NEXT:    cntlzw r3, r3
 | |
| ; CHECK-NEXT:    srwi r3, r3, 5
 | |
| ; CHECK-NEXT:    neg r3, r3
 | |
| ; CHECK-NEXT:    blr
 | |
| entry:
 | |
|   %cmp = icmp eq i8 %a, %b
 | |
|   %sub = sext i1 %cmp to i32
 | |
|   ret i32 %sub
 | |
| }
 | |
| 
 | |
| ; Function Attrs: norecurse nounwind readnone
 | |
| define signext i32 @test_iequc_z(i8 zeroext %a) {
 | |
| ; CHECK-LABEL: test_iequc_z:
 | |
| ; CHECK:       # %bb.0: # %entry
 | |
| ; CHECK-NEXT:    cntlzw r3, r3
 | |
| ; CHECK-NEXT:    srwi r3, r3, 5
 | |
| ; CHECK-NEXT:    blr
 | |
| entry:
 | |
|   %cmp = icmp eq i8 %a, 0
 | |
|   %conv1 = zext i1 %cmp to i32
 | |
|   ret i32 %conv1
 | |
| }
 | |
| 
 | |
| ; Function Attrs: norecurse nounwind readnone
 | |
| define signext i32 @test_iequc_sext_z(i8 zeroext %a) {
 | |
| ; CHECK-LABEL: test_iequc_sext_z:
 | |
| ; CHECK:       # %bb.0: # %entry
 | |
| ; CHECK-NEXT:    cntlzw r3, r3
 | |
| ; CHECK-NEXT:    srwi r3, r3, 5
 | |
| ; CHECK-NEXT:    neg r3, r3
 | |
| ; CHECK-NEXT:    blr
 | |
| entry:
 | |
|   %cmp = icmp eq i8 %a, 0
 | |
|   %sub = sext i1 %cmp to i32
 | |
|   ret i32 %sub
 | |
| }
 | |
| 
 | |
| ; Function Attrs: norecurse nounwind
 | |
| define void @test_iequc_store(i8 zeroext %a, i8 zeroext %b) {
 | |
| ; CHECK-LABEL: test_iequc_store:
 | |
| ; CHECK:       # %bb.0: # %entry
 | |
| ; CHECK-NEXT:    addis r5, r2, .LC0@toc@ha
 | |
| ; CHECK-NEXT:    xor r3, r3, r4
 | |
| ; CHECK-NEXT:    ld r12, .LC0@toc@l(r5)
 | |
| ; CHECK-NEXT:    cntlzw r3, r3
 | |
| ; CHECK-NEXT:    srwi r3, r3, 5
 | |
| ; CHECK-NEXT:    stb r3, 0(r12)
 | |
| ; CHECK-NEXT:    blr
 | |
| entry:
 | |
|   %cmp = icmp eq i8 %a, %b
 | |
|   %conv3 = zext i1 %cmp to i8
 | |
|   store i8 %conv3, i8* @glob, align 1
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| ; Function Attrs: norecurse nounwind
 | |
| define void @test_iequc_sext_store(i8 zeroext %a, i8 zeroext %b) {
 | |
| ; CHECK-LABEL: test_iequc_sext_store:
 | |
| ; CHECK:       # %bb.0: # %entry
 | |
| ; CHECK-NEXT:    xor r3, r3, r4
 | |
| ; CHECK-NEXT:    addis r5, r2, .LC0@toc@ha
 | |
| ; CHECK-NEXT:    cntlzw r3, r3
 | |
| ; CHECK-NEXT:    ld r4, .LC0@toc@l(r5)
 | |
| ; CHECK-NEXT:    srwi r3, r3, 5
 | |
| ; CHECK-NEXT:    neg r3, r3
 | |
| ; CHECK-NEXT:    stb r3, 0(r4)
 | |
| ; CHECK-NEXT:    blr
 | |
| entry:
 | |
|   %cmp = icmp eq i8 %a, %b
 | |
|   %conv3 = sext i1 %cmp to i8
 | |
|   store i8 %conv3, i8* @glob, align 1
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| ; Function Attrs: norecurse nounwind
 | |
| define void @test_iequc_z_store(i8 zeroext %a) {
 | |
| ; CHECK-LABEL: test_iequc_z_store:
 | |
| ; CHECK:       # %bb.0: # %entry
 | |
| ; CHECK-NEXT:    addis r4, r2, .LC0@toc@ha
 | |
| ; CHECK-NEXT:    cntlzw r3, r3
 | |
| ; CHECK-NEXT:    ld r4, .LC0@toc@l(r4)
 | |
| ; CHECK-NEXT:    srwi r3, r3, 5
 | |
| ; CHECK-NEXT:    stb r3, 0(r4)
 | |
| ; CHECK-NEXT:    blr
 | |
| entry:
 | |
|   %cmp = icmp eq i8 %a, 0
 | |
|   %conv2 = zext i1 %cmp to i8
 | |
|   store i8 %conv2, i8* @glob, align 1
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| ; Function Attrs: norecurse nounwind
 | |
| define void @test_iequc_sext_z_store(i8 zeroext %a) {
 | |
| ; CHECK-LABEL: test_iequc_sext_z_store:
 | |
| ; CHECK:       # %bb.0: # %entry
 | |
| ; CHECK-NEXT:    addis r4, r2, .LC0@toc@ha
 | |
| ; CHECK-NEXT:    cntlzw r3, r3
 | |
| ; CHECK-NEXT:    ld r4, .LC0@toc@l(r4)
 | |
| ; CHECK-NEXT:    srwi r3, r3, 5
 | |
| ; CHECK-NEXT:    neg r3, r3
 | |
| ; CHECK-NEXT:    stb r3, 0(r4)
 | |
| ; CHECK-NEXT:    blr
 | |
| entry:
 | |
|   %cmp = icmp eq i8 %a, 0
 | |
|   %conv2 = sext i1 %cmp to i8
 | |
|   store i8 %conv2, i8* @glob, align 1
 | |
|   ret void
 | |
| }
 |