44 lines
1.5 KiB
ArmAsm
44 lines
1.5 KiB
ArmAsm
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
|
|
|
|
// Invalid element kind.
|
|
zip2 z6.h, z23.h, z31.x
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid sve vector kind qualifier
|
|
// CHECK-NEXT: zip2 z6.h, z23.h, z31.x
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// Element size specifiers should match.
|
|
zip2 z0.h, z30.h, z24.b
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand
|
|
// CHECK-NEXT: zip2 z0.h, z30.h, z24.b
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// Too few operands
|
|
zip2 z1.h, z2.h
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: too few operands for instruction
|
|
// CHECK-NEXT: zip2 z1.h, z2.h
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// z32 is not a valid SVE data register
|
|
zip2 z1.s, z2.s, z32.s
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
|
// CHECK-NEXT: zip2 z1.s, z2.s, z32.s
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// p16 is not a valid SVE predicate register
|
|
zip2 p1.s, p2.s, p16.s
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
|
|
// CHECK-NEXT: zip2 p1.s, p2.s, p16.s
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// Combining data and predicate registers as operands
|
|
zip2 z1.s, z2.s, p3.s
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
|
// CHECK-NEXT: zip2 z1.s, z2.s, p3.s
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// Combining predicate and data registers as operands
|
|
zip2 p1.s, p2.s, z3.s
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
|
|
// CHECK-NEXT: zip2 p1.s, p2.s, z3.s
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|