In a switch statement stmt with controlling expression expr: The definite assignment state of v at the beginning of expr is the same as the state of v at the beginning of stmt. The definite assignment state of v on the control flow transfer to a reachable switch block statement list is the same as the definite assignment state of v at the end of expr.