Imported Upstream version 5.18.0.182

Former-commit-id: f9d55cf82631bfd710c387739687e5845296aea1

external/llvm/test/CodeGen/X86/vec_set-2.ll

@@ -1,40 +0,0 @@
-; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
-; RUN: llc < %s -mtriple=i386-unknown -mattr=+sse2,-sse4.1 | FileCheck %s --check-prefix=X86
-; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+sse2,-sse4.1 | FileCheck %s --check-prefix=X64
-
-define <4 x float> @test1(float %a) nounwind {
-; X86-LABEL: test1:
-; X86:       # %bb.0:
-; X86-NEXT:    movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
-; X86-NEXT:    retl
-;
-; X64-LABEL: test1:
-; X64:       # %bb.0:
-; X64-NEXT:    xorps %xmm1, %xmm1
-; X64-NEXT:    movss {{.*#+}} xmm1 = xmm0[0],xmm1[1,2,3]
-; X64-NEXT:    movaps %xmm1, %xmm0
-; X64-NEXT:    retq
-  %tmp = insertelement <4 x float> zeroinitializer, float %a, i32 0
-  %tmp5 = insertelement <4 x float> %tmp, float 0.000000e+00, i32 1
-  %tmp6 = insertelement <4 x float> %tmp5, float 0.000000e+00, i32 2
-  %tmp7 = insertelement <4 x float> %tmp6, float 0.000000e+00, i32 3
-  ret <4 x float> %tmp7
-}
-
-define <2 x i64> @test(i32 %a) nounwind {
-; X86-LABEL: test:
-; X86:       # %bb.0:
-; X86-NEXT:    movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
-; X86-NEXT:    retl
-;
-; X64-LABEL: test:
-; X64:       # %bb.0:
-; X64-NEXT:    movd %edi, %xmm0
-; X64-NEXT:    retq
-  %tmp = insertelement <4 x i32> zeroinitializer, i32 %a, i32 0
-  %tmp6 = insertelement <4 x i32> %tmp, i32 0, i32 1
-  %tmp8 = insertelement <4 x i32> %tmp6, i32 0, i32 2
-  %tmp10 = insertelement <4 x i32> %tmp8, i32 0, i32 3
-  %tmp19 = bitcast <4 x i32> %tmp10 to <2 x i64>
-  ret <2 x i64> %tmp19
-}