Imported Upstream version 5.18.0.167

Former-commit-id: 289509151e0fee68a1b591a20c9f109c3c789d3a
This commit is contained in:
Xamarin Public Jenkins (auto-signing)
2018-10-20 08:25:10 +00:00
parent e19d552987
commit b084638f15
28489 changed files with 184 additions and 3866856 deletions

View File

@ -1,43 +0,0 @@
; RUN: opt -S -simplifycfg -mtriple=aarch64 < %s | FileCheck %s
define i32 @ctlz(i32 %A) {
; CHECK-LABEL: @ctlz(
; CHECK: [[ICMP:%[A-Za-z0-9]+]] = icmp eq i32 %A, 0
; CHECK-NEXT: [[CTZ:%[A-Za-z0-9]+]] = tail call i32 @llvm.ctlz.i32(i32 %A, i1 true)
; CHECK-NEXT: [[SEL:%[A-Za-z0-9.]+]] = select i1 [[ICMP]], i32 32, i32 [[CTZ]]
; CHECK-NEXT: ret i32 [[SEL]]
entry:
%tobool = icmp eq i32 %A, 0
br i1 %tobool, label %cond.end, label %cond.true
cond.true:
%0 = tail call i32 @llvm.ctlz.i32(i32 %A, i1 true)
br label %cond.end
cond.end:
%cond = phi i32 [ %0, %cond.true ], [ 32, %entry ]
ret i32 %cond
}
define i32 @cttz(i32 %A) {
; CHECK-LABEL: @cttz(
; CHECK: [[ICMP:%[A-Za-z0-9]+]] = icmp eq i32 %A, 0
; CHECK-NEXT: [[CTZ:%[A-Za-z0-9]+]] = tail call i32 @llvm.cttz.i32(i32 %A, i1 true)
; CHECK-NEXT: [[SEL:%[A-Za-z0-9.]+]] = select i1 [[ICMP]], i32 32, i32 [[CTZ]]
; CHECK-NEXT: ret i32 [[SEL]]
entry:
%tobool = icmp eq i32 %A, 0
br i1 %tobool, label %cond.end, label %cond.true
cond.true:
%0 = tail call i32 @llvm.cttz.i32(i32 %A, i1 true)
br label %cond.end
cond.end:
%cond = phi i32 [ %0, %cond.true ], [ 32, %entry ]
ret i32 %cond
}
declare i32 @llvm.ctlz.i32(i32, i1)
declare i32 @llvm.cttz.i32(i32, i1)

View File

@ -1,5 +0,0 @@
config.suffixes = ['.ll']
targets = set(config.root.targets_to_build.split())
if not 'AArch64' in targets:
config.unsupported = True

View File

@ -1,73 +0,0 @@
; RUN: opt < %s -mtriple=aarch64-linux-gnu -simplifycfg -enable-unsafe-fp-math -S >%t
; RUN: FileCheck %s < %t
; ModuleID = 't.cc'
; Function Attrs: nounwind
define double @_Z3fooRdS_S_S_(double* dereferenceable(8) %x, double* dereferenceable(8) %y, double* dereferenceable(8) %a) #0 {
entry:
%0 = load double, double* %y, align 8
%cmp = fcmp oeq double %0, 0.000000e+00
%1 = load double, double* %x, align 8
br i1 %cmp, label %if.then, label %if.else
; fadd (const, (fmul x, y))
if.then: ; preds = %entry
; CHECK-LABEL: if.then:
; CHECK: %3 = fmul fast double %1, %2
; CHECK-NEXT: %mul = fadd fast double 1.000000e+00, %3
%2 = load double, double* %a, align 8
%3 = fmul fast double %1, %2
%mul = fadd fast double 1.000000e+00, %3
store double %mul, double* %y, align 8
br label %if.end
; fsub ((fmul x, y), z)
if.else: ; preds = %entry
; CHECK-LABEL: if.else:
; CHECK: %mul1 = fmul fast double %1, %2
; CHECK-NEXT: %sub1 = fsub fast double %mul1, %0
%4 = load double, double* %a, align 8
%mul1 = fmul fast double %1, %4
%sub1 = fsub fast double %mul1, %0
%gep1 = getelementptr double, double* %y, i32 1
store double %sub1, double* %gep1, align 8
br label %if.end
if.end: ; preds = %if.else, %if.then
%5 = load double, double* %y, align 8
%cmp2 = fcmp oeq double %5, 2.000000e+00
%6 = load double, double* %x, align 8
br i1 %cmp2, label %if.then2, label %if.else2
; fsub (x, (fmul y, z))
if.then2: ; preds = %entry
; CHECK-LABEL: if.then2:
; CHECK: %7 = fmul fast double %5, 3.000000e+00
; CHECK-NEXT: %mul2 = fsub fast double %6, %7
%7 = load double, double* %a, align 8
%8 = fmul fast double %6, 3.0000000e+00
%mul2 = fsub fast double %7, %8
store double %mul2, double* %y, align 8
br label %if.end2
; fsub (fneg((fmul x, y)), const)
if.else2: ; preds = %entry
; CHECK-LABEL: if.else2:
; CHECK: %mul3 = fmul fast double %5, 3.000000e+00
; CHECK-NEXT: %neg = fsub fast double 0.000000e+00, %mul3
; CHECK-NEXT: %sub2 = fsub fast double %neg, 3.000000e+00
%mul3 = fmul fast double %6, 3.0000000e+00
%neg = fsub fast double 0.0000000e+00, %mul3
%sub2 = fsub fast double %neg, 3.0000000e+00
store double %sub2, double* %y, align 8
br label %if.end2
if.end2: ; preds = %if.else, %if.then
%9 = load double, double* %x, align 8
%10 = load double, double* %y, align 8
%add = fadd fast double %9, %10
%11 = load double, double* %a, align 8
%add2 = fadd fast double %add, %11
ret double %add2
}