mono/linux-packaging-mono
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Imported Upstream version 5.18.0.167

Browse Source 
Former-commit-id: 289509151e0fee68a1b591a20c9f109c3c789d3a
This commit is contained in:
Xamarin Public Jenkins (auto-signing)
2018-10-20 08:25:10 +00:00
parent e19d552987
commit b084638f15
28489 changed files with 184 additions and 3866856 deletions
Download Patch File Download Diff File Expand all files Collapse all files

115
external/llvm/test/CodeGen/PowerPC/testComparesileull.ll vendored
View File

@ -1,115 +0,0 @@
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
@glob = common local_unnamed_addr global i64 0, align 8
; Function Attrs: norecurse nounwind readnone
define signext i32 @test_ileull(i64 %a, i64 %b) {
entry:
%cmp = icmp ule i64 %a, %b
%conv = zext i1 %cmp to i32
ret i32 %conv
; CHECK-LABEL: test_ileull:
; CHECK: subfc {{r[0-9]+}}, r3, r4
; CHECK-NEXT: subfe [[REG1:r[0-9]+]], r3, r3
; CHECK-NEXT: addi r3, [[REG1]], 1
; CHECK-NEXT: blr
}
; Function Attrs: norecurse nounwind readnone
define signext i32 @test_ileull_sext(i64 %a, i64 %b) {
entry:
%cmp = icmp ule i64 %a, %b
%sub = sext i1 %cmp to i32
ret i32 %sub
; CHECK-LABEL: @test_ileull_sext
; CHECK: subfc [[REG1:r[0-9]+]], r3, r4
; CHECK: subfe [[REG2:r[0-9]+]], {{r[0-9]+}}, {{r[0-9]+}}
; CHECK: not r3, [[REG2]]
; CHECK: blr
}
; Function Attrs: norecurse nounwind readnone
define signext i32 @test_ileull_z(i64 %a) {
entry:
%cmp = icmp ule i64 %a, 0
%conv = zext i1 %cmp to i32
ret i32 %conv
; CHECK-LABEL: test_ileull_z
; CHECK: cntlzd [[REG1:r[0-9]+]], r3
; CHECK-NEXT: rldicl r3, [[REG1]], 58, 63
; CHECK-NEXT: blr
}
; Function Attrs: norecurse nounwind readnone
define signext i32 @test_ileull_sext_z(i64 %a) {
entry:
%cmp = icmp ule i64 %a, 0
%sub = sext i1 %cmp to i32
ret i32 %sub
; CHECK-LABEL: @test_ileull_sext_z
; CHECK: addic [[REG1:r[0-9]+]], r3, -1
; CHECK: subfe r3, [[REG1]]
; CHECK: blr
}
; Function Attrs: norecurse nounwind
define void @test_ileull_store(i64 %a, i64 %b) {
entry:
%cmp = icmp ule i64 %a, %b
%conv1 = zext i1 %cmp to i64
store i64 %conv1, i64* @glob
ret void
; CHECK-LABEL: test_ileull_store:
; CHECK: subfc {{r[0-9]+}}, r3, r4
; CHECK: subfe [[REG1:r[0-9]+]], r3, r3
; CHECK: addi {{r[0-9]+}}, [[REG1]], 1
; CHECK: blr
}
; Function Attrs: norecurse nounwind
define void @test_ileull_sext_store(i64 %a, i64 %b) {
entry:
%cmp = icmp ule i64 %a, %b
%conv1 = sext i1 %cmp to i64
store i64 %conv1, i64* @glob
ret void
; CHECK-LABEL: @test_ileull_sext_store
; CHECK: subfc [[REG1:r[0-9]+]], r3, r4
; CHECK: subfe [[REG2:r[0-9]+]], {{r[0-9]+}}, {{r[0-9]+}}
; CHECK: not [[REG3:r[0-9]+]], [[REG2]]
; CHECK: std [[REG3]]
; CHECK: blr
}
; Function Attrs: norecurse nounwind
define void @test_ileull_z_store(i64 %a) {
entry:
%cmp = icmp ule i64 %a, 0
%conv1 = zext i1 %cmp to i64
store i64 %conv1, i64* @glob
ret void
; CHECK-LABEL: test_ileull_z_store:
; CHECK: cntlzd [[REG1:r[0-9]+]], r3
; CHECK: rldicl {{r[0-9]+}}, [[REG1]], 58, 63
; CHECK: blr
}
; Function Attrs: norecurse nounwind
define void @test_ileull_sext_z_store(i64 %a) {
entry:
%cmp = icmp ule i64 %a, 0
%conv1 = sext i1 %cmp to i64
store i64 %conv1, i64* @glob
ret void
; CHECK-LABEL: @test_ileull_sext_z_store
; CHECK: addic [[REG1:r[0-9]+]], r3, -1
; CHECK: subfe [[REG2:r[0-9]+]], {{r[0-9]+}}, {{r[0-9]+}}
; CHECK: std [[REG2]]
; CHECK: blr
}