You've already forked linux-packaging-mono
Imported Upstream version 5.18.0.167
Former-commit-id: 289509151e0fee68a1b591a20c9f109c3c789d3a
This commit is contained in:
Xamarin Public Jenkins (auto-signing)
parent
e19d552987
commit
b084638f15
137
external/llvm/test/CodeGen/AArch64/arm64-vclz.ll
vendored
137
external/llvm/test/CodeGen/AArch64/arm64-vclz.ll
vendored
@ -1,137 +0,0 @@
|
||||
; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple | FileCheck %s
|
||||
|
||||
define <8 x i8> @test_vclz_u8(<8 x i8> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclz_u8:
|
||||
; CHECK: clz.8b v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz.i = tail call <8 x i8> @llvm.ctlz.v8i8(<8 x i8> %a, i1 false) nounwind
|
||||
ret <8 x i8> %vclz.i
|
||||
}
|
||||
|
||||
define <8 x i8> @test_vclz_s8(<8 x i8> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclz_s8:
|
||||
; CHECK: clz.8b v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz.i = tail call <8 x i8> @llvm.ctlz.v8i8(<8 x i8> %a, i1 false) nounwind
|
||||
ret <8 x i8> %vclz.i
|
||||
}
|
||||
|
||||
define <4 x i16> @test_vclz_u16(<4 x i16> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclz_u16:
|
||||
; CHECK: clz.4h v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz1.i = tail call <4 x i16> @llvm.ctlz.v4i16(<4 x i16> %a, i1 false) nounwind
|
||||
ret <4 x i16> %vclz1.i
|
||||
}
|
||||
|
||||
define <4 x i16> @test_vclz_s16(<4 x i16> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclz_s16:
|
||||
; CHECK: clz.4h v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz1.i = tail call <4 x i16> @llvm.ctlz.v4i16(<4 x i16> %a, i1 false) nounwind
|
||||
ret <4 x i16> %vclz1.i
|
||||
}
|
||||
|
||||
define <2 x i32> @test_vclz_u32(<2 x i32> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclz_u32:
|
||||
; CHECK: clz.2s v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz1.i = tail call <2 x i32> @llvm.ctlz.v2i32(<2 x i32> %a, i1 false) nounwind
|
||||
ret <2 x i32> %vclz1.i
|
||||
}
|
||||
|
||||
define <2 x i32> @test_vclz_s32(<2 x i32> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclz_s32:
|
||||
; CHECK: clz.2s v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz1.i = tail call <2 x i32> @llvm.ctlz.v2i32(<2 x i32> %a, i1 false) nounwind
|
||||
ret <2 x i32> %vclz1.i
|
||||
}
|
||||
|
||||
define <1 x i64> @test_vclz_u64(<1 x i64> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclz_u64:
|
||||
%vclz1.i = tail call <1 x i64> @llvm.ctlz.v1i64(<1 x i64> %a, i1 false) nounwind
|
||||
ret <1 x i64> %vclz1.i
|
||||
}
|
||||
|
||||
define <1 x i64> @test_vclz_s64(<1 x i64> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclz_s64:
|
||||
%vclz1.i = tail call <1 x i64> @llvm.ctlz.v1i64(<1 x i64> %a, i1 false) nounwind
|
||||
ret <1 x i64> %vclz1.i
|
||||
}
|
||||
|
||||
define <16 x i8> @test_vclzq_u8(<16 x i8> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclzq_u8:
|
||||
; CHECK: clz.16b v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz.i = tail call <16 x i8> @llvm.ctlz.v16i8(<16 x i8> %a, i1 false) nounwind
|
||||
ret <16 x i8> %vclz.i
|
||||
}
|
||||
|
||||
define <16 x i8> @test_vclzq_s8(<16 x i8> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclzq_s8:
|
||||
; CHECK: clz.16b v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz.i = tail call <16 x i8> @llvm.ctlz.v16i8(<16 x i8> %a, i1 false) nounwind
|
||||
ret <16 x i8> %vclz.i
|
||||
}
|
||||
|
||||
define <8 x i16> @test_vclzq_u16(<8 x i16> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclzq_u16:
|
||||
; CHECK: clz.8h v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz1.i = tail call <8 x i16> @llvm.ctlz.v8i16(<8 x i16> %a, i1 false) nounwind
|
||||
ret <8 x i16> %vclz1.i
|
||||
}
|
||||
|
||||
define <8 x i16> @test_vclzq_s16(<8 x i16> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclzq_s16:
|
||||
; CHECK: clz.8h v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz1.i = tail call <8 x i16> @llvm.ctlz.v8i16(<8 x i16> %a, i1 false) nounwind
|
||||
ret <8 x i16> %vclz1.i
|
||||
}
|
||||
|
||||
define <4 x i32> @test_vclzq_u32(<4 x i32> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclzq_u32:
|
||||
; CHECK: clz.4s v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz1.i = tail call <4 x i32> @llvm.ctlz.v4i32(<4 x i32> %a, i1 false) nounwind
|
||||
ret <4 x i32> %vclz1.i
|
||||
}
|
||||
|
||||
define <4 x i32> @test_vclzq_s32(<4 x i32> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclzq_s32:
|
||||
; CHECK: clz.4s v0, v0
|
||||
; CHECK-NEXT: ret
|
||||
%vclz1.i = tail call <4 x i32> @llvm.ctlz.v4i32(<4 x i32> %a, i1 false) nounwind
|
||||
ret <4 x i32> %vclz1.i
|
||||
}
|
||||
|
||||
define <2 x i64> @test_vclzq_u64(<2 x i64> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclzq_u64:
|
||||
%vclz1.i = tail call <2 x i64> @llvm.ctlz.v2i64(<2 x i64> %a, i1 false) nounwind
|
||||
ret <2 x i64> %vclz1.i
|
||||
}
|
||||
|
||||
define <2 x i64> @test_vclzq_s64(<2 x i64> %a) nounwind readnone ssp {
|
||||
; CHECK-LABEL: test_vclzq_s64:
|
||||
%vclz1.i = tail call <2 x i64> @llvm.ctlz.v2i64(<2 x i64> %a, i1 false) nounwind
|
||||
ret <2 x i64> %vclz1.i
|
||||
}
|
||||
|
||||
declare <2 x i64> @llvm.ctlz.v2i64(<2 x i64>, i1) nounwind readnone
|
||||
|
||||
declare <4 x i32> @llvm.ctlz.v4i32(<4 x i32>, i1) nounwind readnone
|
||||
|
||||
declare <8 x i16> @llvm.ctlz.v8i16(<8 x i16>, i1) nounwind readnone
|
||||
|
||||
declare <16 x i8> @llvm.ctlz.v16i8(<16 x i8>, i1) nounwind readnone
|
||||
|
||||
declare <1 x i64> @llvm.ctlz.v1i64(<1 x i64>, i1) nounwind readnone
|
||||
|
||||
declare <2 x i32> @llvm.ctlz.v2i32(<2 x i32>, i1) nounwind readnone
|
||||
|
||||
declare <4 x i16> @llvm.ctlz.v4i16(<4 x i16>, i1) nounwind readnone
|
||||
|
||||
declare <8 x i8> @llvm.ctlz.v8i8(<8 x i8>, i1) nounwind readnone
|
||||
Reference in New Issue
Block a user