You've already forked linux-packaging-mono
Imported Upstream version 5.18.0.167
Former-commit-id: 289509151e0fee68a1b591a20c9f109c3c789d3a
This commit is contained in:
Xamarin Public Jenkins (auto-signing)
parent
e19d552987
commit
b084638f15
File diff suppressed because it is too large
Load Diff
@ -1,155 +0,0 @@
|
||||
//===- AMDGPUDisassembler.hpp - Disassembler for AMDGPU ISA -----*- C++ -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
// This file is distributed under the University of Illinois Open Source
|
||||
// License. See LICENSE.TXT for details.
|
||||
//
|
||||
//===----------------------------------------------------------------------===//
|
||||
//
|
||||
/// \file
|
||||
///
|
||||
/// This file contains declaration for AMDGPU ISA disassembler
|
||||
//
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
#ifndef LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H
|
||||
#define LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H
|
||||
|
||||
#include "llvm/ADT/ArrayRef.h"
|
||||
#include "llvm/MC/MCContext.h"
|
||||
#include "llvm/MC/MCInstrInfo.h"
|
||||
#include "llvm/MC/MCDisassembler/MCDisassembler.h"
|
||||
#include "llvm/MC/MCDisassembler/MCRelocationInfo.h"
|
||||
#include "llvm/MC/MCDisassembler/MCSymbolizer.h"
|
||||
|
||||
#include <algorithm>
|
||||
#include <cstdint>
|
||||
#include <memory>
|
||||
|
||||
namespace llvm {
|
||||
|
||||
class MCInst;
|
||||
class MCOperand;
|
||||
class MCSubtargetInfo;
|
||||
class Twine;
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// AMDGPUDisassembler
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
class AMDGPUDisassembler : public MCDisassembler {
|
||||
private:
|
||||
std::unique_ptr<MCInstrInfo const> const MCII;
|
||||
const MCRegisterInfo &MRI;
|
||||
mutable ArrayRef<uint8_t> Bytes;
|
||||
mutable uint32_t Literal;
|
||||
mutable bool HasLiteral;
|
||||
|
||||
public:
|
||||
AMDGPUDisassembler(const MCSubtargetInfo &STI, MCContext &Ctx,
|
||||
MCInstrInfo const *MCII) :
|
||||
MCDisassembler(STI, Ctx), MCII(MCII), MRI(*Ctx.getRegisterInfo()) {}
|
||||
|
||||
~AMDGPUDisassembler() override = default;
|
||||
|
||||
DecodeStatus getInstruction(MCInst &MI, uint64_t &Size,
|
||||
ArrayRef<uint8_t> Bytes, uint64_t Address,
|
||||
raw_ostream &WS, raw_ostream &CS) const override;
|
||||
|
||||
const char* getRegClassName(unsigned RegClassID) const;
|
||||
|
||||
MCOperand createRegOperand(unsigned int RegId) const;
|
||||
MCOperand createRegOperand(unsigned RegClassID, unsigned Val) const;
|
||||
MCOperand createSRegOperand(unsigned SRegClassID, unsigned Val) const;
|
||||
|
||||
MCOperand errOperand(unsigned V, const Twine& ErrMsg) const;
|
||||
|
||||
DecodeStatus tryDecodeInst(const uint8_t* Table, MCInst &MI, uint64_t Inst,
|
||||
uint64_t Address) const;
|
||||
|
||||
DecodeStatus convertSDWAInst(MCInst &MI) const;
|
||||
DecodeStatus convertMIMGInst(MCInst &MI) const;
|
||||
|
||||
MCOperand decodeOperand_VGPR_32(unsigned Val) const;
|
||||
MCOperand decodeOperand_VS_32(unsigned Val) const;
|
||||
MCOperand decodeOperand_VS_64(unsigned Val) const;
|
||||
MCOperand decodeOperand_VS_128(unsigned Val) const;
|
||||
MCOperand decodeOperand_VSrc16(unsigned Val) const;
|
||||
MCOperand decodeOperand_VSrcV216(unsigned Val) const;
|
||||
|
||||
MCOperand decodeOperand_VReg_64(unsigned Val) const;
|
||||
MCOperand decodeOperand_VReg_96(unsigned Val) const;
|
||||
MCOperand decodeOperand_VReg_128(unsigned Val) const;
|
||||
|
||||
MCOperand decodeOperand_SReg_32(unsigned Val) const;
|
||||
MCOperand decodeOperand_SReg_32_XM0_XEXEC(unsigned Val) const;
|
||||
MCOperand decodeOperand_SReg_32_XEXEC_HI(unsigned Val) const;
|
||||
MCOperand decodeOperand_SReg_64(unsigned Val) const;
|
||||
MCOperand decodeOperand_SReg_64_XEXEC(unsigned Val) const;
|
||||
MCOperand decodeOperand_SReg_128(unsigned Val) const;
|
||||
MCOperand decodeOperand_SReg_256(unsigned Val) const;
|
||||
MCOperand decodeOperand_SReg_512(unsigned Val) const;
|
||||
|
||||
enum OpWidthTy {
|
||||
OPW32,
|
||||
OPW64,
|
||||
OPW128,
|
||||
OPW256,
|
||||
OPW512,
|
||||
OPW16,
|
||||
OPWV216,
|
||||
OPW_LAST_,
|
||||
OPW_FIRST_ = OPW32
|
||||
};
|
||||
|
||||
unsigned getVgprClassId(const OpWidthTy Width) const;
|
||||
unsigned getSgprClassId(const OpWidthTy Width) const;
|
||||
unsigned getTtmpClassId(const OpWidthTy Width) const;
|
||||
|
||||
static MCOperand decodeIntImmed(unsigned Imm);
|
||||
static MCOperand decodeFPImmed(OpWidthTy Width, unsigned Imm);
|
||||
MCOperand decodeLiteralConstant() const;
|
||||
|
||||
MCOperand decodeSrcOp(const OpWidthTy Width, unsigned Val) const;
|
||||
MCOperand decodeDstOp(const OpWidthTy Width, unsigned Val) const;
|
||||
MCOperand decodeSpecialReg32(unsigned Val) const;
|
||||
MCOperand decodeSpecialReg64(unsigned Val) const;
|
||||
|
||||
MCOperand decodeSDWASrc(const OpWidthTy Width, unsigned Val) const;
|
||||
MCOperand decodeSDWASrc16(unsigned Val) const;
|
||||
MCOperand decodeSDWASrc32(unsigned Val) const;
|
||||
MCOperand decodeSDWAVopcDst(unsigned Val) const;
|
||||
|
||||
int getTTmpIdx(unsigned Val) const;
|
||||
|
||||
bool isVI() const;
|
||||
bool isGFX9() const;
|
||||
};
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// AMDGPUSymbolizer
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
class AMDGPUSymbolizer : public MCSymbolizer {
|
||||
private:
|
||||
void *DisInfo;
|
||||
|
||||
public:
|
||||
AMDGPUSymbolizer(MCContext &Ctx, std::unique_ptr<MCRelocationInfo> &&RelInfo,
|
||||
void *disInfo)
|
||||
: MCSymbolizer(Ctx, std::move(RelInfo)), DisInfo(disInfo) {}
|
||||
|
||||
bool tryAddingSymbolicOperand(MCInst &Inst, raw_ostream &cStream,
|
||||
int64_t Value, uint64_t Address,
|
||||
bool IsBranch, uint64_t Offset,
|
||||
uint64_t InstSize) override;
|
||||
|
||||
void tryAddingPcLoadReferenceComment(raw_ostream &cStream,
|
||||
int64_t Value,
|
||||
uint64_t Address) override;
|
||||
};
|
||||
|
||||
} // end namespace llvm
|
||||
|
||||
#endif // LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H
|
||||
@ -1,7 +0,0 @@
|
||||
include_directories( ${CMAKE_CURRENT_BINARY_DIR}/.. ${CMAKE_CURRENT_SOURCE_DIR}/.. )
|
||||
|
||||
add_llvm_library(LLVMAMDGPUDisassembler
|
||||
AMDGPUDisassembler.cpp
|
||||
)
|
||||
|
||||
add_dependencies(LLVMAMDGPUDisassembler AMDGPUCommonTableGen LLVMAMDGPUUtils)
|
||||
@ -1,23 +0,0 @@
|
||||
;===- ./lib/Target/AMDGPU/Disassembler/LLVMBuild.txt ------------*- Conf -*--===;
|
||||
;
|
||||
; The LLVM Compiler Infrastructure
|
||||
;
|
||||
; This file is distributed under the University of Illinois Open Source
|
||||
; License. See LICENSE.TXT for details.
|
||||
;
|
||||
;===------------------------------------------------------------------------===;
|
||||
;
|
||||
; This is an LLVMBuild description file for the components in this subdirectory.
|
||||
;
|
||||
; For more information on the LLVMBuild system, please see:
|
||||
;
|
||||
; http://llvm.org/docs/LLVMBuild.html
|
||||
;
|
||||
;===------------------------------------------------------------------------===;
|
||||
|
||||
[component_0]
|
||||
type = Library
|
||||
name = AMDGPUDisassembler
|
||||
parent = AMDGPU
|
||||
required_libraries = AMDGPUDesc AMDGPUInfo AMDGPUUtils MC MCDisassembler Support
|
||||
add_to_library_groups = AMDGPU
|
||||
Reference in New Issue
Block a user