Imported Upstream version 5.18.0.234

Former-commit-id: 8071ec1a8c5eaa9be24b41745add19297608001f

external/llvm/test/CodeGen/X86/sse-intrinsics-fast-isel-x86_64.ll

@@ -1,34 +0,0 @@
-; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
-; RUN: llc < %s -fast-isel -mtriple=x86_64-unknown-unknown -mattr=+sse | FileCheck %s --check-prefix=X64
-
-; NOTE: This should use IR equivalent to what is generated by clang/test/CodeGen/sse-builtins.c
-
-define <4 x float> @test_mm_cvtsi64_ss(<4 x float> %a0, i64 %a1) nounwind {
-; X64-LABEL: test_mm_cvtsi64_ss:
-; X64:       # %bb.0:
-; X64-NEXT:    cvtsi2ssq %rdi, %xmm0
-; X64-NEXT:    retq
-  %res = call <4 x float> @llvm.x86.sse.cvtsi642ss(<4 x float> %a0, i64 %a1)
-  ret <4 x float> %res
-}
-declare <4 x float> @llvm.x86.sse.cvtsi642ss(<4 x float>, i64) nounwind readnone
-
-define i64 @test_mm_cvtss_si64(<4 x float> %a0) nounwind {
-; X64-LABEL: test_mm_cvtss_si64:
-; X64:       # %bb.0:
-; X64-NEXT:    cvtss2si %xmm0, %rax
-; X64-NEXT:    retq
-  %res = call i64 @llvm.x86.sse.cvtss2si64(<4 x float> %a0)
-  ret i64 %res
-}
-declare i64 @llvm.x86.sse.cvtss2si64(<4 x float>) nounwind readnone
-
-define i64 @test_mm_cvttss_si64(<4 x float> %a0) nounwind {
-; X64-LABEL: test_mm_cvttss_si64:
-; X64:       # %bb.0:
-; X64-NEXT:    cvttss2si %xmm0, %rax
-; X64-NEXT:    retq
-  %res = call i64 @llvm.x86.sse.cvttss2si64(<4 x float> %a0)
-  ret i64 %res
-}
-declare i64 @llvm.x86.sse.cvttss2si64(<4 x float>) nounwind readnone