mono/linux-packaging-mono
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Imported Upstream version 5.18.0.234

Browse Source 
Former-commit-id: 8071ec1a8c5eaa9be24b41745add19297608001f
This commit is contained in:
Xamarin Public Jenkins (auto-signing)
2019-01-08 08:22:36 +00:00
parent f32dbaf0b2
commit 212f6bafcb
28494 changed files with 359 additions and 3867025 deletions
Download Patch File Download Diff File Expand all files Collapse all files

36
external/llvm/test/CodeGen/ARM/cortex-a57-misched-stm-wrback.ll vendored
View File

@ -1,36 +0,0 @@
; REQUIRES: asserts
; RUN: llc < %s -mtriple=armv8r-eabi -mcpu=cortex-a57 -misched-postra -enable-misched -verify-misched -debug-only=machine-scheduler -o - 2>&1 > /dev/null | FileCheck %s
; N=3 STMIA_UPD should have latency 2cyc and writeback latency 1cyc
; CHECK: ********** MI Scheduling **********
; We need second, post-ra scheduling to have STM instruction combined from single-stores
; CHECK: ********** MI Scheduling **********
; CHECK: schedule starting
; CHECK: STMIA_UPD
; CHECK: rdefs left
; CHECK-NEXT: Latency : 2
; CHECK: Successors
; CHECK: Data
; CHECK-SAME: Latency=1
define i32 @bar(i32 %v0, i32 %v1, i32 %v2, i32* %addr) {
%addr.1 = getelementptr i32, i32* %addr, i32 0
store i32 %v0, i32* %addr.1
%addr.2 = getelementptr i32, i32* %addr, i32 1
store i32 %v1, i32* %addr.2
%addr.3 = getelementptr i32, i32* %addr, i32 2
store i32 %v2, i32* %addr.3
%ptr_after = getelementptr i32, i32* %addr, i32 3
%val = ptrtoint i32* %ptr_after to i32
%rv1 = mul i32 %val, %v0
%rv2 = mul i32 %rv1, %v1
%rv3 = mul i32 %rv2, %v2
ret i32 %rv3
}