Files
acceptance-tests
data
docs
external
Newtonsoft.Json
api-doc-tools
api-snapshot
aspnetwebstack
bdwgc
binary-reference-assemblies
bockbuild
boringssl
cecil
cecil-legacy
corefx
corert
helix-binaries
ikdasm
ikvm
illinker-test-assets
linker
llvm-project
clang
clang-tools-extra
compiler-rt
eng
libcxx
libcxxabi
libunwind
lld
lldb
llvm
bindings
cmake
docs
examples
include
lib
projects
resources
runtimes
scripts
test
Analysis
Assembler
Bindings
Bitcode
BugPoint
CodeGen
AArch64
AMDGPU
ARC
ARM
AVR
BPF
Generic
Hexagon
autohvx
intrinsics
loop-idiom
vect
Atomics.ll
BranchPredict.ll
NVJumpCmp.ll
PR33749.ll
SUnit-boundary-prob.ll
absaddr-store.ll
absimm.ll
addaddi.ll
adde.ll
addh-sext-trunc.ll
addh-shifted.ll
addh.ll
addr-calc-opt.ll
addrmode-globoff.mir
addrmode-indoff.ll
addrmode-keepdeadphis.mir
addrmode-rr-to-io.mir
adjust-latency-stackST.ll
alu64.ll
always-ext.ll
anti-dep-partial.mir
args.ll
ashift-left-right.ll
avoid-predspill-calleesaved.ll
avoid-predspill.ll
bank-conflict-load.mir
barrier-flag.ll
base-offset-addr.ll
base-offset-post.ll
bit-bitsplit-at.ll
bit-bitsplit-src.ll
bit-bitsplit.ll
bit-eval.ll
bit-ext-sat.ll
bit-extract-off.ll
bit-extract.ll
bit-extractu-half.ll
bit-gen-rseq.ll
bit-has.ll
bit-loop-rc-mismatch.ll
bit-loop.ll
bit-phi.ll
bit-rie.ll
bit-skip-byval.ll
bit-validate-reg.ll
bit-visit-flowq.ll
bitconvert-vector.ll
bitmanip.ll
block-addr.ll
block-ranges-nodef.ll
branch-folder-hoist-kills.mir
branch-non-mbb.ll
branchfolder-insert-impdef.mir
branchfolder-keep-impdef.ll
brev_ld.ll
brev_st.ll
bugAsmHWloop.ll
build-vector-shuffle.ll
build-vector-v4i8-zext.ll
builtin-expect.ll
builtin-prefetch-offset.ll
builtin-prefetch.ll
call-ret-i1.ll
calling-conv-2.ll
callr-dep-edge.ll
cext-check.ll
cext-opt-basic.mir
cext-opt-numops.mir
cext-opt-range-offset.mir
cext-valid-packet1.ll
cext-valid-packet2.ll
cext.ll
cexti16.ll
cfgopt-fall-through.ll
cfi-late.ll
cfi-offset.ll
checktabs.ll
circ-load-isel.ll
circ_ld.ll
circ_ldd_bug.ll
circ_ldw.ll
circ_st.ll
clr_set_toggle.ll
cmp-extend.ll
cmp-promote.ll
cmp-to-genreg.ll
cmp-to-predreg.ll
cmp.ll
cmp_pred.ll
cmp_pred2.ll
cmp_pred_reg.ll
cmpb-dec-imm.ll
cmpb-eq.ll
cmpb_pred.ll
cmph-gtu.ll
combine.ll
combine_ir.ll
common-gep-basic.ll
common-gep-icm.ll
common-gep-inbounds.ll
compound.ll
const-pool-tf.ll
const64.ll
constp-clb.ll
constp-combine-neg.ll
constp-ctb.ll
constp-extract.ll
constp-physreg.ll
constp-rewrite-branches.ll
constp-rseq.ll
constp-vsplat.ll
convert-to-dot-old.ll
convert_const_i1_to_i8.ll
convertdptoint.ll
convertdptoll.ll
convertsptoint.ll
convertsptoll.ll
copy-to-combine-dbg.ll
csr-func-usedef.ll
ctor.ll
dadd.ll
dead-store-stack.ll
dmul.ll
double.ll
doubleconvert-ieee-rnd-near.ll
dsub.ll
dualstore.ll
duplex-addi-global-imm.mir
duplex.ll
early-if-conversion-bug1.ll
early-if-debug.mir
early-if-merge-loop.ll
early-if-phi-i1.ll
early-if-spare.ll
early-if-vecpi.ll
early-if-vecpred.ll
early-if.ll
eh_return.ll
eliminate-pred-spill.ll
expand-condsets-basic.ll
expand-condsets-dead-bad.ll
expand-condsets-dead-pred.ll
expand-condsets-def-undef.mir
expand-condsets-extend.ll
expand-condsets-imm.mir
expand-condsets-impuse.mir
expand-condsets-pred-undef.ll
expand-condsets-rm-reg.mir
expand-condsets-rm-segment.ll
expand-condsets-same-inputs.mir
expand-condsets-undef.ll
expand-condsets-undef2.ll
expand-condsets-undefvni.ll
expand-vselect-kill.ll
expand-vstorerw-undef.ll
expand-vstorerw-undef2.ll
extload-combine.ll
extract-basic.ll
fadd.ll
fcmp.ll
find-loop-instr.ll
fixed-spill-mutable.ll
float-amode.ll
float.ll
floatconvert-ieee-rnd-near.ll
fminmax.ll
fmul.ll
fpelim-basic.ll
frame-offset-overflow.ll
fsel.ll
fsub.ll
fusedandshift.ll
gp-plus-offset-load.ll
gp-plus-offset-store.ll
gp-rel.ll
hasfp-crash1.ll
hasfp-crash2.ll
hexagon_vector_loop_carried_reuse.ll
hexagon_vector_loop_carried_reuse_constant.ll
hvx-nontemporal.ll
hwloop-cleanup.ll
hwloop-const.ll
hwloop-crit-edge.ll
hwloop-dbg.ll
hwloop-le.ll
hwloop-loop1.ll
hwloop-lt.ll
hwloop-lt1.ll
hwloop-missed.ll
hwloop-ne.ll
hwloop-noreturn-call.ll
hwloop-ph-deadcode.ll
hwloop-pos-ivbump1.ll
hwloop-preh.ll
hwloop-preheader.ll
hwloop-range.ll
hwloop-recursion.ll
hwloop-redef-imm.mir
hwloop-wrap.ll
hwloop-wrap2.ll
hwloop1.ll
hwloop2.ll
hwloop3.ll
hwloop4.ll
hwloop5.ll
i16_VarArg.ll
i1_VarArg.ll
i8_VarArg.ll
idxload-with-zero-offset.ll
ifcvt-common-kill.mir
ifcvt-diamond-bad.ll
ifcvt-diamond-bug-2016-08-26.ll
ifcvt-diamond-ret.mir
ifcvt-edge-weight.ll
ifcvt-impuse-livein.mir
ifcvt-live-subreg.mir
ifcvt-simple-bprob.ll
indirect-br.ll
inline-asm-a.ll
inline-asm-bad-constraint.ll
inline-asm-hexagon.ll
inline-asm-i1.ll
inline-asm-qv.ll
inline-asm-vecpred128.ll
insert-basic.ll
insert4.ll
invalid-dotnew-attempt.mir
is-legal-void.ll
isel-combine-half.ll
isel-exti1.ll
isel-i1arg-crash.ll
isel-op-zext-i1.ll
isel-prefer.ll
jt-in-text.ll
lit.local.cfg
livephysregs-add-pristines.mir
livephysregs-lane-masks.mir
livephysregs-lane-masks2.mir
loadi1-G0.ll
loadi1-v4-G0.ll
loadi1-v4.ll
loadi1.ll
long-calls.ll
loop-prefetch.ll
lower-extract-subvector.ll
macint.ll
maxd.ll
maxh.ll
maxud.ll
maxuw.ll
maxw.ll
mem-fi-add.ll
memcpy-likely-aligned.ll
memops-stack.ll
memops.ll
memops1.ll
memops2.ll
memops3.ll
mind.ll
minu-zext-16.ll
minu-zext-8.ll
minud.ll
minuw.ll
minw.ll
misaligned-access.ll
misaligned_double_vector_store_not_fast.ll
misched-top-rptracker-sync.ll
mpy.ll
mul64-sext.ll
mulh.ll
mulhs.ll
multi-cycle.ll
mux-basic.ll
mux-kill1.mir
mux-kill2.mir
mux-kill3.mir
mux-undef.ll
newify-crash.ll
newvalueSameReg.ll
newvaluejump-c4.mir
newvaluejump-kill.ll
newvaluejump-kill2.mir
newvaluejump-solo.mir
newvaluejump.ll
newvaluejump2.ll
newvaluejump3.ll
newvaluestore.ll
opt-addr-mode.ll
opt-fabs.ll
opt-fneg.ll
opt-spill-volatile.ll
packetize-cfi-location.ll
packetize-load-store-aliasing.mir
packetize-nvj-no-prune.mir
packetize-return-arg.ll
packetize-tailcall-arg.ll
packetize_cond_inst.ll
peephole-kill-flags.ll
peephole-op-swap.ll
pic-jumptables.ll
pic-local.ll
pic-regusage.ll
pic-simple.ll
pic-static.ll
plt-rel.ll
post-inc-aa-metadata.ll
post-ra-kill-update.mir
postinc-baseoffset.mir
postinc-load.ll
postinc-offset.ll
postinc-store.ll
pred-absolute-store.ll
pred-gp.ll
pred-instrs.ll
predicate-copy.ll
predicate-logical.ll
predicate-rcmp.ll
propagate-vcombine.ll
rdf-copy-undef2.ll
rdf-copy.ll
rdf-cover-use.ll
rdf-dead-loop.ll
rdf-def-mask.ll
rdf-ehlabel-live.mir
rdf-extra-livein.ll
rdf-filter-defs.ll
rdf-ignore-undef.ll
rdf-inline-asm-fixed.ll
rdf-inline-asm.ll
rdf-multiple-phis-up.ll
rdf-phi-shadows.ll
rdf-phi-up.ll
rdf-reset-kills.ll
readcyclecounter.ll
reg-scavengebug-3.ll
reg-scavenger-valid-slot.ll
regalloc-bad-undef.mir
regalloc-block-overlap.ll
regalloc-liveout-undef.mir
relax.ll
remove-endloop.ll
remove_lsr.ll
restore-single-reg.ll
ret-struct-by-val.ll
runtime-stkchk.ll
sdata-array.ll
sdata-basic.ll
sdr-basic.ll
sdr-shr32.ll
section_7275.ll
select-instr-align.ll
sf-min-max.ll
sffms.ll
shrink-frame-basic.ll
signed_immediates.ll
simple_addend.ll
simpletailcall.ll
split-const32-const64.ll
stack-align-reset.ll
stack-align1.ll
stack-align2.ll
stack-alloca1.ll
stack-alloca2.ll
static.ll
store-imm-amode.ll
store-imm-large-stack.ll
store-imm-stack-object.ll
store-shift.ll
store-widen-aliased-load.ll
store-widen-negv.ll
store-widen-negv2.ll
store-widen.ll
storerd-io-over-rr.ll
storerinewabs.ll
struct_args.ll
struct_args_large.ll
sube.ll
subi-asl.ll
switch-lut-explicit-section.ll
switch-lut-function-section.ll
switch-lut-multiple-functions.ll
switch-lut-text-section.ll
swp-const-tc.ll
swp-dag-phi.ll
swp-epilog-phi10.ll
swp-epilog-reuse-1.ll
swp-epilog-reuse.ll
swp-matmul-bitext.ll
swp-max.ll
swp-multi-loops.ll
swp-order-copies.ll
swp-prolog-phi4.ll
swp-stages4.ll
swp-stages5.ll
swp-vect-dotprod.ll
swp-vmult.ll
swp-vsum.ll
tail-call-mem-intrinsics.ll
tail-call-trunc.ll
tail-dup-subreg-abort.ll
tail-dup-subreg-map.ll
tailcall_fastcc_ccc.ll
target-flag-ext.mir
tfr-to-combine.ll
tls_pic.ll
tls_static.ll
trap-unreachable.ll
two-crash.ll
undo-dag-shift.ll
union-1.ll
unreachable-mbb-phi-subreg.mir
usr-ovf-dep.ll
v60-cur.ll
v60-vsel1.ll
v60Intrins.ll.REMOVED.git-id
v60Vasr.ll
v60small.ll
v6vec-vprint.ll
vaddh.ll
validate-offset.ll
vassign-to-combine.ll
vdmpy-halide-test.ll
vec-pred-spill1.ll
vec-vararg-align.ll
vector-align.ll
vector-ext-load.ll
vload-postinc-sel.ll
vmpa-halide-test.ll
vpack_eo.ll
vselect-pseudo.ll
vsplat-isel.ll
zextloadi1.ll
Inputs
Lanai
MIR
MSP430
Mips
NVPTX
Nios2
PowerPC
RISCV
SPARC
SystemZ
Thumb
Thumb2
WebAssembly
WinEH
X86
XCore
DebugInfo
Examples
ExecutionEngine
Feature
FileCheck
Instrumentation
Integer
JitListener
LTO
Linker
MC
Object
ObjectYAML
Other
SafepointIRVerifier
SymbolRewriter
TableGen
ThinLTO
Transforms
Unit
Verifier
YAMLParser
tools
.clang-format
CMakeLists.txt
TestRunner.sh
lit.cfg.py
lit.site.cfg.py.in
tools
unittests
utils
.arcconfig
.clang-format
.clang-tidy
.gitattributes
.gitignore
CMakeLists.txt
CODE_OWNERS.TXT
CREDITS.TXT
LICENSE.TXT
LLVMBuild.txt
README.txt
RELEASE_TESTERS.TXT
configure
llvm.spec.in
version.txt.in
nuget
openmp
polly
Directory.Build.props
Directory.Build.targets
NuGet.config
azure-pipelines.yml
build.cmd
build.sh
dir.common.props
global.json
llvm.proj
mxe-Win64.cmake.in
nuget-buildtasks
nunit-lite
roslyn-binaries
rx
xunit-binaries
how-to-bump-roslyn-binaries.md
ikvm-native
llvm
m4
man
mcs
mono
msvc
netcore
po
runtime
samples
scripts
support
tools
COPYING.LIB
LICENSE
Makefile.am
Makefile.in
NEWS
README.md
acinclude.m4
aclocal.m4
autogen.sh
code_of_conduct.md
compile
config.guess
config.h.in
config.rpath
config.sub
configure.REMOVED.git-id
configure.ac.REMOVED.git-id
depcomp
install-sh
ltmain.sh.REMOVED.git-id
missing
mkinstalldirs
mono-uninstalled.pc.in
test-driver
winconfig.h
linux-packaging-mono/external/llvm-project/llvm/test/CodeGen/Hexagon/cmp_pred.ll

116 lines
2.7 KiB
LLVM
Raw Normal View History

; RUN: llc -march=hexagon -mcpu=hexagonv5 < %s | FileCheck %s
; Generate various cmpb instruction followed by if (p0) .. if (!p0)...
target triple = "hexagon"
define i32 @Func_3Ugt(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ugt i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Uge(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp uge i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Ult(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ult i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Ule(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ule i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Ueq(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp eq i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Une(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ne i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3UneC(i32 %Enum_Par_Val) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ne i32 %Enum_Par_Val, 122
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3gt(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp sgt i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3ge(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp sge i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3lt(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp slt i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3le(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp sle i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3eq(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp eq i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3ne(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ne i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3neC(i32 %Enum_Par_Val) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ne i32 %Enum_Par_Val, 122
%selv = zext i1 %cmp to i32
ret i32 %selv
}