m5/Core2forAWS-MicroPython
0
0
Fork 0
mirror of https://github.com/m5stack/Core2forAWS-MicroPython.git synced 2026-05-20 10:30:31 -07:00
Code Issues Packages Projects Releases Wiki Activity
Files
5bea6ea808b4ce0c9f6fa07c8dffddcdb7883f96
Core2forAWS-MicroPython/cc3200/boards
T
History
Paul Sokolovsky 076b80467b cc3200: Enable UART REPL by default. 
To allow access and testing without complex access methods like WiFi.
Enabled for both WiPy and TI LaunchXL.
2016-12-28 14:57:36 +03:00
..
LAUNCHXL
cc3200: Enable UART REPL by default.
2016-12-28 14:57:36 +03:00
WIPY
cc3200: Enable UART REPL by default.
2016-12-28 14:57:36 +03:00
cc3200_af.csv
cc3200: Simplify the Timer API and correct the documents.
2016-02-21 21:53:16 +01:00
cc3200_prefix.c
cc3200: New irq API, affects all classes that provide the irq method.
2015-09-27 01:48:20 +02:00
make-pins.py
cc3200: Simplify the Timer API and correct the documents.
2016-02-21 21:53:16 +01:00