Files
openocd/tcl/target
Edward Fewell 11116ef6ad target/icepick.cfg: Add support for Test TAPs in ICEPick C
In addition to the debug TAPs, the ICEPick C also supports
a bank of Test TAPs (limited functionality intended for
non-debuggable targets). Added support for Test TAPs to
the icepick_c_tapenable routine. Port numbers of 0 to 15
will continue to be handled as a debug TAP number. Test
TAPs will be port numbers of 16 to 31.

This functionality will be needed for doing a flash
mass erase on CC26xx/CC13xx targets. It is possible
for user application to block even adding the Cortex M
TAP to the scan chain, so the only way to unbrick the
target and erase the flash is using a component on a
test TAP of the device's ICEPick router.

Change-Id: I0aa52a08d43a00cbd396efdeadd504fc31c98510
Signed-off-by: Edward Fewell <efewell@ti.com>
Reviewed-on: http://openocd.zylin.com/5715
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
2020-06-14 14:25:07 +01:00
..
2018-03-30 09:58:21 +01:00
2020-05-09 14:37:35 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2010-08-15 21:54:01 +02:00
2020-05-09 14:37:35 +01:00
2016-05-20 21:38:03 +01:00
2016-05-20 21:38:03 +01:00
2016-05-20 21:38:03 +01:00
2011-03-03 22:49:47 +01:00
2011-03-03 22:49:47 +01:00
2011-03-03 22:49:46 +01:00
2011-03-03 22:49:47 +01:00
2016-05-20 21:38:03 +01:00
2014-06-01 18:27:09 +00:00
2020-03-07 15:31:09 +00:00
2020-05-09 14:37:35 +01:00
2020-05-09 14:37:35 +01:00
2020-02-08 23:27:18 +00:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:38:40 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2014-09-22 19:39:24 +00:00
2020-05-09 14:38:40 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2019-04-24 14:11:22 +01:00
2019-04-24 14:11:33 +01:00
2019-04-10 10:16:19 +01:00
2019-04-24 14:11:07 +01:00
2019-04-24 14:11:46 +01:00
2014-09-22 19:39:24 +00:00
2014-09-22 19:39:24 +00:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:38:40 +01:00
2020-02-08 23:27:18 +00:00
2020-03-12 09:43:55 +00:00
2020-05-09 14:38:40 +01:00
2015-11-03 21:45:28 +00:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:38:40 +01:00
2020-05-09 14:37:35 +01:00
2020-05-09 14:38:40 +01:00
2015-10-30 13:14:12 +00:00
2018-12-23 15:08:36 +00:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-06-06 18:12:21 +01:00
2020-02-08 23:27:18 +00:00
2020-05-09 14:37:35 +01:00
2020-05-09 14:37:35 +01:00
2020-02-08 23:27:18 +00:00
2020-05-09 14:38:40 +01:00

Prerequisites:
The users of OpenOCD as well as computer programs interacting with OpenOCD are expecting that certain commands
do the same thing across all the targets.

Rules to follow when writing scripts:

1. The configuration script should be defined such as , for example, the following sequences are working:
	reset
	flash info <bank>
and
	reset
	flash erase_address <start> <len>
and
	reset init
	load

In most cases this can be accomplished by specifying the default startup mode as reset_init (target command
in the configuration file).

2. If the target is correctly configured, flash must be writable without any other helper commands. It is
assumed that all write-protect mechanisms should be disabled.

3. The configuration scripts should be defined such as the binary that was written to flash verifies
(turn off remapping, checksums, etc...)

flash write_image [file] <parameters>
verify_image [file] <parameters>

4. adapter speed sets the maximum speed (or alternatively RCLK). If invoked
multiple times only the last setting is used.

interface/xxx.cfg files are always executed *before* target/xxx.cfg
files, so any adapter speed in interface/xxx.cfg will be overridden by
target/xxx.cfg. adapter speed in interface/xxx.cfg would then, effectively,
set the default JTAG speed.

Note that a target/xxx.cfg file can invoke another target/yyy.cfg file,
so one can create target subtype configurations where e.g. only
amount of DRAM, oscillator speeds differ and having a single
config file for the default/common settings.