openocd/testing/examples/SAM7S256Test/test_ram.elf

ELF


a(
@ 4<1C>4 
(

<00>  <00>

<00>
 <00>
 <00>
 0
 <0C>M<EFBFBD>
0<><30>0<><30>0<><30>0<><30>0<><30>0<><30>80<38><30> <20><>0<><30>0<><30>0<><30>0<><30>
0<><30>0<><30>0<><30>
0<><30>0<><30> <20><>0<><30>0<><30>0<><30><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
 Aaeabi
{ 
<01>






srccrt.s
 <03>
///////

@ <03>
//4//4//4///4/0/0/0/0/4//0//4//0////1///611111

S5
<01>






src./incmain.c
typedefs.h0
 <03>
/KKL<4B>gg<67>

q
src/crt.sC:\cygwin\home\mfischer\openocd\trunk.r586\testing\examples\SAM7S256TestGNU AS 2.18
<01>1

GNU C 4.2.2
src/main.cC:\cygwin\home\mfischer\openocd\trunk.r586\testing\examples\SAM7S256Test0
 <00>
 
char
unsigned charshort unsigned intlong intlong unsigned intDWORD.<2E>
main
D

0
 <00>
 
a
E<><02>tb
F<><02>xc
G<><02>|intd
7/
<03>
 <06>
U%

%

$>:;I.
?:;'I

@
4:;I
&I$ @@ <00>u0
 `<00><><EFBFBD><EFBFBD> @ @ 0
 <00><><EFBFBD><EFBFBD>

|
0
 `D
]`}u5
<00>mainGCC: (GNU) 4.2.2.symtab.strtab.shstrtab.text.bss.ARM.attributes.debug_line.debug_info.debug_abbrev.debug_aranges.debug_ranges.debug_frame.debug_loc.debug_pubnames.comment
 <00><00>
!<00>
 <00><>l
&p<00><>
6
<00><><00>
B
z<><00>

N
$<24>m
\
<00><>Hk
<00><> y
<00>$<00>
$<24>
<00>
C<>
<00>
^<5E>
p<><00>

<00><><00>7	|<7C><00>
 
<00>
 	

<00><><00><><00><>)<00><>6<00><>E<00><>T<00><>a<00><>o<00><00><>u@<00><>{<00><><EFBFBD><00><><EFBFBD>0
<00><><EFBFBD>$
<00><><EFBFBD><08><><EFBFBD><00><><EFBFBD><00><00><><EFBFBD>
<00><><EFBFBD>@<40><><EFBFBD><00><><EFBFBD><00><><EFBFBD><00><00><><EFBFBD><00><><EFBFBD><00><><EFBFBD>`<00><><EFBFBD>
H<00><><EFBFBD> 
<00> 

  

$ 

( 
!
, 
,
0 
7
4 
D
8 
L
< 
T
  
W
<00> 
<00>@ 
b
<00> 
T
<00> 
q
<00><>x
<00>
 

T
<00>
 
<00>0
 
T
<00>
 
z

<00><><EFBFBD>
<00>  
<00>

 <00>
<00>  
<00>
<00>  
<00>
 <00>
<00>
 <00>

<00><><EFBFBD>
@ 
<00>
<00>
 <00>
 
<00><><00>  
(<00>
 
.<00>
 :0
 `
?<00><>N<00>
 U
<00><>d<00>  
o<00>  
| <00> ARM_MODE_USERARM_MODE_FIQARM_MODE_IRQARM_MODE_SVCARM_MODE_ABORTARM_MODE_UNDEFARM_MODE_SYSARM_MODE_MASKI_BITF_BITAIC_BASEAIC_EOICR_OFFAIC_IDCR_OFFRSTC_MRRSTC_KEYRSTC_URSTENWDT_BASEWDT_MR_OFFWDT_WDDISMC_BASEMC_FMR_OFFMC_FWS_1FWS$a_vectorsResetAddrUndefAddrSWIAddrPAbortAddrDAbortAddrReservedAddrIRQAddrFIQAddr$dSWIHandlerbss_clear_loopmain.cdFIQ_STACK_SIZEFIQHandler__stack_svc_endPAbortHandlerExitFunction__stack_fiq_endedataIRQ_STACK_SIZEResetHandler__bss_end__stack_und_endABT_STACK_SIZEDAbortHandleretext__bss_startmainSVC_STACK_SIZE_edataUND_STACK_SIZEIRQHandlerUndefHandler__stack_irq_end__stack_abt_end