2018-01-26 11:45:16 -06:00
|
|
|
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
|
|
2018-05-31 09:12:37 +08:00
|
|
|
menu "PCI controller drivers"
|
2013-05-16 17:55:22 +02:00
|
|
|
depends on PCI
|
|
|
|
|
|
|
|
|
|
config PCI_MVEBU
|
|
|
|
|
bool "Marvell EBU PCIe controller"
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on ARCH_MVEBU || ARCH_DOVE || COMPILE_TEST
|
2018-06-06 16:10:33 -05:00
|
|
|
depends on MVEBU_MBUS
|
2016-02-18 14:32:10 +01:00
|
|
|
depends on ARM
|
2013-08-09 12:35:50 +02:00
|
|
|
depends on OF
|
2018-10-18 17:37:18 +02:00
|
|
|
select PCI_BRIDGE_EMUL
|
2013-05-16 17:55:22 +02:00
|
|
|
|
2016-06-30 11:32:31 +02:00
|
|
|
config PCI_AARDVARK
|
2020-09-07 13:10:37 +02:00
|
|
|
tristate "Aardvark PCIe controller"
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on (ARCH_MVEBU && ARM64) || COMPILE_TEST
|
2016-06-30 11:32:31 +02:00
|
|
|
depends on OF
|
|
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
2018-10-18 17:37:19 +02:00
|
|
|
select PCI_BRIDGE_EMUL
|
2016-06-30 11:32:31 +02:00
|
|
|
help
|
|
|
|
|
Add support for Aardvark 64bit PCIe Host Controller. This
|
|
|
|
|
controller is part of the South Bridge of the Marvel Armada
|
|
|
|
|
3700 SoC.
|
2016-03-15 08:55:52 -05:00
|
|
|
|
2016-03-06 22:02:14 +05:30
|
|
|
config PCIE_XILINX_NWL
|
|
|
|
|
bool "NWL PCIe Core"
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on ARCH_ZYNQMP || COMPILE_TEST
|
2016-06-15 15:47:33 -05:00
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
2016-03-06 22:02:14 +05:30
|
|
|
help
|
|
|
|
|
Say 'Y' here if you want kernel support for Xilinx
|
|
|
|
|
NWL PCIe controller. The controller can act as Root Port
|
|
|
|
|
or End Point. The current option selection will only
|
|
|
|
|
support root port enabling.
|
|
|
|
|
|
2017-03-12 23:24:03 +01:00
|
|
|
config PCI_FTPCI100
|
|
|
|
|
bool "Faraday Technology FTPCI100 PCI controller"
|
|
|
|
|
depends on OF
|
|
|
|
|
default ARCH_GEMINI
|
|
|
|
|
|
2021-05-03 00:09:20 +02:00
|
|
|
config PCI_IXP4XX
|
|
|
|
|
bool "Intel IXP4xx PCI controller"
|
|
|
|
|
depends on ARM && OF
|
2021-06-29 15:20:45 +02:00
|
|
|
depends on ARCH_IXP4XX || COMPILE_TEST
|
2021-05-03 00:09:20 +02:00
|
|
|
default ARCH_IXP4XX
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want support for the PCI host controller found
|
|
|
|
|
in the Intel IXP4xx XScale-based network processor SoC.
|
|
|
|
|
|
2013-08-09 16:49:19 +02:00
|
|
|
config PCI_TEGRA
|
|
|
|
|
bool "NVIDIA Tegra PCIe controller"
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on ARCH_TEGRA || COMPILE_TEST
|
2018-03-13 18:23:06 +00:00
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
2014-11-12 14:53:38 +01:00
|
|
|
help
|
|
|
|
|
Say Y here if you want support for the PCIe host controller found
|
|
|
|
|
on NVIDIA Tegra SoCs.
|
2013-08-09 16:49:19 +02:00
|
|
|
|
2013-10-29 20:12:51 +04:00
|
|
|
config PCI_RCAR_GEN2
|
|
|
|
|
bool "Renesas R-Car Gen2 Internal PCI controller"
|
2016-02-25 09:45:56 +09:00
|
|
|
depends on ARCH_RENESAS || COMPILE_TEST
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on ARM
|
2013-10-29 20:12:51 +04:00
|
|
|
help
|
|
|
|
|
Say Y here if you want internal PCI support on R-Car Gen2 SoC.
|
|
|
|
|
There are 3 internal PCI controllers available with a single
|
|
|
|
|
built-in EHCI/OHCI host controller present on each one.
|
|
|
|
|
|
2020-05-07 13:33:12 +01:00
|
|
|
config PCIE_RCAR_HOST
|
|
|
|
|
bool "Renesas R-Car PCIe host controller"
|
|
|
|
|
depends on ARCH_RENESAS || COMPILE_TEST
|
|
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want PCIe controller support on R-Car SoCs in host
|
|
|
|
|
mode.
|
2014-05-12 11:57:48 +01:00
|
|
|
|
2020-05-07 13:33:18 +01:00
|
|
|
config PCIE_RCAR_EP
|
|
|
|
|
bool "Renesas R-Car PCIe endpoint controller"
|
|
|
|
|
depends on ARCH_RENESAS || COMPILE_TEST
|
|
|
|
|
depends on PCI_ENDPOINT
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want PCIe controller support on R-Car SoCs in
|
|
|
|
|
endpoint mode.
|
2014-05-12 11:57:48 +01:00
|
|
|
|
2016-03-11 15:35:55 -06:00
|
|
|
config PCI_HOST_COMMON
|
2020-04-09 17:49:22 -06:00
|
|
|
tristate
|
2016-05-11 17:34:46 -05:00
|
|
|
select PCI_ECAM
|
2016-03-11 15:35:55 -06:00
|
|
|
|
2013-11-22 16:14:41 +00:00
|
|
|
config PCI_HOST_GENERIC
|
2020-04-09 17:49:22 -06:00
|
|
|
tristate "Generic PCI host controller"
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on OF
|
2016-03-11 15:35:55 -06:00
|
|
|
select PCI_HOST_COMMON
|
2016-05-18 16:15:53 +02:00
|
|
|
select IRQ_DOMAIN
|
2013-11-22 16:14:41 +00:00
|
|
|
help
|
|
|
|
|
Say Y here if you want to support a simple generic PCI host
|
|
|
|
|
controller, such as the one emulated by kvmtool.
|
|
|
|
|
|
2014-08-20 21:56:02 +05:30
|
|
|
config PCIE_XILINX
|
|
|
|
|
bool "Xilinx AXI PCIe host bridge support"
|
2018-08-04 12:14:02 +02:00
|
|
|
depends on OF || COMPILE_TEST
|
2021-03-30 16:11:36 +01:00
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
2014-08-20 21:56:02 +05:30
|
|
|
help
|
|
|
|
|
Say 'Y' here if you want kernel to support the Xilinx AXI PCIe
|
|
|
|
|
Host Bridge driver.
|
|
|
|
|
|
2020-06-16 18:26:54 +05:30
|
|
|
config PCIE_XILINX_CPM
|
|
|
|
|
bool "Xilinx Versal CPM host bridge support"
|
|
|
|
|
depends on ARCH_ZYNQMP || COMPILE_TEST
|
|
|
|
|
select PCI_HOST_COMMON
|
|
|
|
|
help
|
|
|
|
|
Say 'Y' here if you want kernel support for the
|
|
|
|
|
Xilinx Versal CPM host bridge.
|
|
|
|
|
|
2014-10-01 13:01:35 -06:00
|
|
|
config PCI_XGENE
|
|
|
|
|
bool "X-Gene PCIe controller"
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on ARM64 || COMPILE_TEST
|
2016-12-01 18:27:07 -08:00
|
|
|
depends on OF || (ACPI && PCI_QUIRKS)
|
2014-10-01 13:01:35 -06:00
|
|
|
help
|
|
|
|
|
Say Y here if you want internal PCI support on APM X-Gene SoC.
|
|
|
|
|
There are 5 internal PCIe ports available. Each port is GEN3 capable
|
|
|
|
|
and have varied lanes from x1 to x8.
|
|
|
|
|
|
2015-06-05 15:56:34 -05:00
|
|
|
config PCI_XGENE_MSI
|
|
|
|
|
bool "X-Gene v1 PCIe MSI feature"
|
2016-06-15 15:47:33 -05:00
|
|
|
depends on PCI_XGENE
|
|
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
2015-06-05 15:56:34 -05:00
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want PCIe MSI support for the APM X-Gene v1 SoC.
|
|
|
|
|
This MSI driver supports 5 PCIe ports on the APM X-Gene v1 SoC.
|
|
|
|
|
|
2017-09-26 13:02:20 -05:00
|
|
|
config PCI_V3_SEMI
|
|
|
|
|
bool "V3 Semiconductor PCI controller"
|
|
|
|
|
depends on OF
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on ARM || COMPILE_TEST
|
2017-09-26 13:02:20 -05:00
|
|
|
default ARCH_INTEGRATOR_AP
|
|
|
|
|
|
2015-01-28 10:16:18 -06:00
|
|
|
config PCI_VERSATILE
|
|
|
|
|
bool "ARM Versatile PB PCI controller"
|
2019-10-28 11:32:49 -05:00
|
|
|
depends on ARCH_VERSATILE || COMPILE_TEST
|
2015-01-28 10:16:18 -06:00
|
|
|
|
2015-04-08 11:21:35 -07:00
|
|
|
config PCIE_IPROC
|
2015-11-24 15:28:48 -06:00
|
|
|
tristate
|
2015-04-08 11:21:35 -07:00
|
|
|
help
|
|
|
|
|
This enables the iProc PCIe core controller support for Broadcom's
|
2015-11-24 15:28:48 -06:00
|
|
|
iProc family of SoCs. An appropriate bus interface driver needs
|
|
|
|
|
to be enabled to select this.
|
2015-04-08 11:21:35 -07:00
|
|
|
|
|
|
|
|
config PCIE_IPROC_PLATFORM
|
|
|
|
|
tristate "Broadcom iProc PCIe platform bus driver"
|
|
|
|
|
depends on ARCH_BCM_IPROC || (ARM && COMPILE_TEST)
|
|
|
|
|
depends on OF
|
|
|
|
|
select PCIE_IPROC
|
|
|
|
|
default ARCH_BCM_IPROC
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want to use the Broadcom iProc PCIe controller
|
|
|
|
|
through the generic platform bus interface
|
|
|
|
|
|
2015-05-12 23:23:01 +02:00
|
|
|
config PCIE_IPROC_BCMA
|
2015-07-25 21:15:24 +02:00
|
|
|
tristate "Broadcom iProc PCIe BCMA bus driver"
|
2015-07-29 10:12:53 -07:00
|
|
|
depends on ARM && (ARCH_BCM_IPROC || COMPILE_TEST)
|
2015-05-12 23:23:01 +02:00
|
|
|
select PCIE_IPROC
|
|
|
|
|
select BCMA
|
|
|
|
|
default ARCH_BCM_5301X
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want to use the Broadcom iProc PCIe controller
|
|
|
|
|
through the BCMA bus interface
|
|
|
|
|
|
2016-01-06 18:04:35 -06:00
|
|
|
config PCIE_IPROC_MSI
|
|
|
|
|
bool "Broadcom iProc PCIe MSI support"
|
|
|
|
|
depends on PCIE_IPROC_PLATFORM || PCIE_IPROC_BCMA
|
2016-06-15 15:47:33 -05:00
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
2016-01-06 18:04:35 -06:00
|
|
|
default ARCH_BCM_IPROC
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want to enable MSI support for Broadcom's iProc
|
|
|
|
|
PCIe controller
|
|
|
|
|
|
2015-10-23 18:27:12 +08:00
|
|
|
config PCIE_ALTERA
|
2019-04-24 12:57:14 +08:00
|
|
|
tristate "Altera PCIe controller"
|
2019-02-28 18:52:51 +08:00
|
|
|
depends on ARM || NIOS2 || ARM64 || COMPILE_TEST
|
2015-10-23 18:27:12 +08:00
|
|
|
help
|
|
|
|
|
Say Y here if you want to enable PCIe controller support on Altera
|
|
|
|
|
FPGA.
|
|
|
|
|
|
2015-10-23 18:27:13 +08:00
|
|
|
config PCIE_ALTERA_MSI
|
2019-04-24 12:57:15 +08:00
|
|
|
tristate "Altera PCIe MSI feature"
|
2016-06-15 15:47:33 -05:00
|
|
|
depends on PCIE_ALTERA
|
|
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
2015-10-23 18:27:13 +08:00
|
|
|
help
|
|
|
|
|
Say Y here if you want PCIe MSI support for the Altera FPGA.
|
|
|
|
|
This MSI driver supports Altera MSI to GIC controller IP.
|
|
|
|
|
|
2016-03-04 14:31:47 -08:00
|
|
|
config PCI_HOST_THUNDER_PEM
|
|
|
|
|
bool "Cavium Thunder PCIe controller to off-chip devices"
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on ARM64 || COMPILE_TEST
|
2016-12-01 00:07:56 -06:00
|
|
|
depends on OF || (ACPI && PCI_QUIRKS)
|
2016-03-04 14:31:47 -08:00
|
|
|
select PCI_HOST_COMMON
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want PCIe support for CN88XX Cavium Thunder SoCs.
|
|
|
|
|
|
2016-03-04 14:31:48 -08:00
|
|
|
config PCI_HOST_THUNDER_ECAM
|
|
|
|
|
bool "Cavium Thunder ECAM controller to on-chip devices on pass-1.x silicon"
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on ARM64 || COMPILE_TEST
|
2016-11-30 23:16:34 -06:00
|
|
|
depends on OF || (ACPI && PCI_QUIRKS)
|
2016-03-04 14:31:48 -08:00
|
|
|
select PCI_HOST_COMMON
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want ECAM support for CN88XX-Pass-1.x Cavium Thunder SoCs.
|
|
|
|
|
|
2016-09-03 11:41:09 -05:00
|
|
|
config PCIE_ROCKCHIP
|
2018-05-09 09:11:49 +08:00
|
|
|
bool
|
|
|
|
|
depends on PCI
|
|
|
|
|
|
|
|
|
|
config PCIE_ROCKCHIP_HOST
|
|
|
|
|
tristate "Rockchip PCIe host controller"
|
2016-12-07 15:05:59 -06:00
|
|
|
depends on ARCH_ROCKCHIP || COMPILE_TEST
|
2016-09-03 11:41:09 -05:00
|
|
|
depends on OF
|
|
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
|
|
|
|
select MFD_SYSCON
|
2018-05-09 09:11:49 +08:00
|
|
|
select PCIE_ROCKCHIP
|
2016-09-03 11:41:09 -05:00
|
|
|
help
|
|
|
|
|
Say Y here if you want internal PCI support on Rockchip SoC.
|
|
|
|
|
There is 1 internal PCIe port available to support GEN2 with
|
|
|
|
|
4 slots.
|
|
|
|
|
|
2018-05-09 09:12:59 +08:00
|
|
|
config PCIE_ROCKCHIP_EP
|
|
|
|
|
bool "Rockchip PCIe endpoint controller"
|
|
|
|
|
depends on ARCH_ROCKCHIP || COMPILE_TEST
|
|
|
|
|
depends on OF
|
|
|
|
|
depends on PCI_ENDPOINT
|
|
|
|
|
select MFD_SYSCON
|
|
|
|
|
select PCIE_ROCKCHIP
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want to support Rockchip PCIe controller in
|
|
|
|
|
endpoint mode on Rockchip SoC. There is 1 internal PCIe port
|
|
|
|
|
available to support GEN2 with 4 slots.
|
|
|
|
|
|
2017-05-21 11:42:24 +08:00
|
|
|
config PCIE_MEDIATEK
|
2018-10-15 16:08:59 +08:00
|
|
|
tristate "MediaTek PCIe controller"
|
2018-04-05 14:31:54 -05:00
|
|
|
depends on ARCH_MEDIATEK || COMPILE_TEST
|
2017-05-21 11:42:24 +08:00
|
|
|
depends on OF
|
2018-05-04 13:47:33 +08:00
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
2017-05-21 11:42:24 +08:00
|
|
|
help
|
|
|
|
|
Say Y here if you want to enable PCIe controller support on
|
2017-08-10 14:34:59 +08:00
|
|
|
MediaTek SoCs.
|
2017-05-21 11:42:24 +08:00
|
|
|
|
2021-04-20 14:17:19 +08:00
|
|
|
config PCIE_MEDIATEK_GEN3
|
|
|
|
|
tristate "MediaTek Gen3 PCIe controller"
|
|
|
|
|
depends on ARCH_MEDIATEK || COMPILE_TEST
|
|
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
|
|
|
|
help
|
|
|
|
|
Adds support for PCIe Gen3 MAC controller for MediaTek SoCs.
|
|
|
|
|
This PCIe controller is compatible with Gen3, Gen2 and Gen1 speed,
|
|
|
|
|
and support up to 256 MSI interrupt numbers for
|
|
|
|
|
multi-function devices.
|
|
|
|
|
|
|
|
|
|
Say Y here if you want to enable Gen3 PCIe controller support on
|
|
|
|
|
MediaTek SoCs.
|
|
|
|
|
|
2016-10-04 12:26:37 -05:00
|
|
|
config VMD
|
2021-08-11 16:25:30 +02:00
|
|
|
depends on PCI_MSI && X86_64 && SRCU && !UML
|
2016-10-04 12:26:37 -05:00
|
|
|
tristate "Intel Volume Management Device Driver"
|
2020-06-14 01:50:22 +09:00
|
|
|
help
|
2016-10-04 12:26:37 -05:00
|
|
|
Adds support for the Intel Volume Management Device (VMD). VMD is a
|
|
|
|
|
secondary PCI host bridge that allows PCI Express root ports,
|
|
|
|
|
and devices attached to them, to be removed from the default
|
|
|
|
|
PCI domain and placed within the VMD domain. This provides
|
|
|
|
|
more bus resources than are otherwise possible with a
|
|
|
|
|
single domain. If you know your system provides one of these and
|
|
|
|
|
has devices attached to it, say Y; if you are not sure, say N.
|
|
|
|
|
|
|
|
|
|
To compile this driver as a module, choose M here: the
|
|
|
|
|
module will be called vmd.
|
|
|
|
|
|
2019-12-16 12:01:09 +01:00
|
|
|
config PCIE_BRCMSTB
|
|
|
|
|
tristate "Broadcom Brcmstb PCIe host controller"
|
2021-11-08 11:24:32 -08:00
|
|
|
depends on ARCH_BRCMSTB || ARCH_BCM2835 || ARCH_BCM4908 || \
|
|
|
|
|
BMIPS_GENERIC || COMPILE_TEST
|
2019-12-16 12:01:09 +01:00
|
|
|
depends on OF
|
2019-12-16 12:01:10 +01:00
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
2020-09-11 13:52:21 -04:00
|
|
|
default ARCH_BRCMSTB
|
2019-12-16 12:01:09 +01:00
|
|
|
help
|
|
|
|
|
Say Y here to enable PCIe host controller support for
|
|
|
|
|
Broadcom STB based SoCs, like the Raspberry Pi 4.
|
|
|
|
|
|
2019-08-22 05:05:41 +00:00
|
|
|
config PCI_HYPERV_INTERFACE
|
|
|
|
|
tristate "Hyper-V PCI Interface"
|
|
|
|
|
depends on X86 && HYPERV && PCI_MSI && PCI_MSI_IRQ_DOMAIN && X86_64
|
|
|
|
|
help
|
|
|
|
|
The Hyper-V PCI Interface is a helper driver allows other drivers to
|
|
|
|
|
have a common interface with the Hyper-V PCI frontend driver.
|
|
|
|
|
|
2020-05-26 17:21:13 +08:00
|
|
|
config PCI_LOONGSON
|
|
|
|
|
bool "LOONGSON PCI Controller"
|
|
|
|
|
depends on MACH_LOONGSON64 || COMPILE_TEST
|
|
|
|
|
depends on OF
|
|
|
|
|
depends on PCI_QUIRKS
|
|
|
|
|
default MACH_LOONGSON64
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want to enable PCI controller support on
|
|
|
|
|
Loongson systems.
|
|
|
|
|
|
2021-01-25 16:29:33 +00:00
|
|
|
config PCIE_MICROCHIP_HOST
|
|
|
|
|
bool "Microchip AXI PCIe host bridge support"
|
|
|
|
|
depends on PCI_MSI && OF
|
|
|
|
|
select PCI_MSI_IRQ_DOMAIN
|
|
|
|
|
select GENERIC_MSI_IRQ_DOMAIN
|
|
|
|
|
select PCI_HOST_COMMON
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want kernel to support the Microchip AXI PCIe
|
|
|
|
|
Host Bridge driver.
|
|
|
|
|
|
2020-09-03 13:34:56 +01:00
|
|
|
config PCIE_HISI_ERR
|
|
|
|
|
depends on ACPI_APEI_GHES && (ARM64 || COMPILE_TEST)
|
|
|
|
|
bool "HiSilicon HIP PCIe controller error handling driver"
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want error handling support
|
|
|
|
|
for the PCIe controller's errors on HiSilicon HIP SoCs
|
|
|
|
|
|
2021-09-29 17:38:41 +01:00
|
|
|
config PCIE_APPLE_MSI_DOORBELL_ADDR
|
|
|
|
|
hex
|
|
|
|
|
default 0xfffff000
|
|
|
|
|
depends on PCIE_APPLE
|
|
|
|
|
|
2021-09-29 17:38:37 +01:00
|
|
|
config PCIE_APPLE
|
|
|
|
|
tristate "Apple PCIe controller"
|
|
|
|
|
depends on ARCH_APPLE || COMPILE_TEST
|
|
|
|
|
depends on OF
|
|
|
|
|
depends on PCI_MSI_IRQ_DOMAIN
|
|
|
|
|
select PCI_HOST_COMMON
|
|
|
|
|
help
|
|
|
|
|
Say Y here if you want to enable PCIe controller support on Apple
|
|
|
|
|
system-on-chips, like the Apple M1. This is required for the USB
|
|
|
|
|
type-A ports, Ethernet, Wi-Fi, and Bluetooth.
|
|
|
|
|
|
|
|
|
|
If unsure, say Y if you have an Apple Silicon system.
|
|
|
|
|
|
2021-09-22 07:00:34 +02:00
|
|
|
config PCIE_MT7621
|
|
|
|
|
tristate "MediaTek MT7621 PCIe Controller"
|
|
|
|
|
depends on (RALINK && SOC_MT7621) || (MIPS && COMPILE_TEST)
|
|
|
|
|
select PHY_MT7621_PCI
|
|
|
|
|
default SOC_MT7621
|
|
|
|
|
help
|
|
|
|
|
This selects a driver for the MediaTek MT7621 PCIe Controller.
|
|
|
|
|
|
2018-05-31 09:12:37 +08:00
|
|
|
source "drivers/pci/controller/dwc/Kconfig"
|
2020-02-13 12:06:35 +08:00
|
|
|
source "drivers/pci/controller/mobiveil/Kconfig"
|
2019-11-11 12:30:44 +00:00
|
|
|
source "drivers/pci/controller/cadence/Kconfig"
|
2013-05-16 17:55:22 +02:00
|
|
|
endmenu
|