2005-04-16 15:20:36 -07:00
|
|
|
/*
|
|
|
|
|
* include/linux/serial.h
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 1992 by Theodore Ts'o.
|
|
|
|
|
*
|
|
|
|
|
* Redistribution of this file is permitted under the terms of the GNU
|
|
|
|
|
* Public License (GPL)
|
|
|
|
|
*/
|
|
|
|
|
#ifndef _LINUX_SERIAL_H
|
|
|
|
|
#define _LINUX_SERIAL_H
|
|
|
|
|
|
2012-10-13 10:46:48 +01:00
|
|
|
#include <uapi/linux/serial.h>
|
2022-06-24 23:54:24 +03:00
|
|
|
#include <uapi/linux/serial_reg.h>
|
2005-04-16 15:20:36 -07:00
|
|
|
|
2022-11-25 15:05:04 +02:00
|
|
|
#define UART_IER_ALL_INTR (UART_IER_MSI | \
|
|
|
|
|
UART_IER_RLSI | \
|
|
|
|
|
UART_IER_THRI | \
|
|
|
|
|
UART_IER_RDI)
|
|
|
|
|
|
2022-02-24 10:55:54 +01:00
|
|
|
/* Helper for dealing with UART_LCR_WLEN* defines */
|
|
|
|
|
#define UART_LCR_WLEN(x) ((x) - 5)
|
2012-09-04 16:35:08 +01:00
|
|
|
|
2022-06-24 23:54:24 +03:00
|
|
|
/* FIFO and shifting register empty */
|
|
|
|
|
#define UART_LSR_BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
|
|
|
|
|
|
|
|
|
|
static inline bool uart_lsr_tx_empty(u16 lsr)
|
|
|
|
|
{
|
|
|
|
|
return (lsr & UART_LSR_BOTH_EMPTY) == UART_LSR_BOTH_EMPTY;
|
|
|
|
|
}
|
|
|
|
|
|
2022-11-25 15:05:05 +02:00
|
|
|
#define UART_MSR_STATUS_BITS (UART_MSR_DCD | \
|
|
|
|
|
UART_MSR_RI | \
|
|
|
|
|
UART_MSR_DSR | \
|
|
|
|
|
UART_MSR_CTS)
|
|
|
|
|
|
2005-04-16 15:20:36 -07:00
|
|
|
/*
|
|
|
|
|
* Counters of the input lines (CTS, DSR, RI, CD) interrupts
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
struct async_icount {
|
|
|
|
|
__u32 cts, dsr, rng, dcd, tx, rx;
|
|
|
|
|
__u32 frame, parity, overrun, brk;
|
|
|
|
|
__u32 buf_overrun;
|
|
|
|
|
};
|
|
|
|
|
|
2005-07-16 09:30:53 +01:00
|
|
|
#include <linux/compiler.h>
|
|
|
|
|
|
2005-04-16 15:20:36 -07:00
|
|
|
#endif /* _LINUX_SERIAL_H */
|
