2023-03-30 17:31:57 -04:00
|
|
|
/* SPDX-License-Identifier: MIT */
|
|
|
|
|
/*
|
|
|
|
|
* Copyright © 2022 Intel Corporation
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _XE_PCODE_H_
|
|
|
|
|
#define _XE_PCODE_H_
|
|
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
2025-06-23 14:43:46 +03:00
|
|
|
|
|
|
|
|
struct drm_device;
|
2024-04-10 14:20:04 +05:30
|
|
|
struct xe_device;
|
2025-06-23 14:43:46 +03:00
|
|
|
struct xe_tile;
|
2023-03-30 17:31:57 -04:00
|
|
|
|
2024-08-29 15:06:21 -07:00
|
|
|
void xe_pcode_init(struct xe_tile *tile);
|
2024-04-10 14:20:04 +05:30
|
|
|
int xe_pcode_probe_early(struct xe_device *xe);
|
|
|
|
|
int xe_pcode_ready(struct xe_device *xe, bool locked);
|
2024-08-29 15:06:21 -07:00
|
|
|
int xe_pcode_init_min_freq_table(struct xe_tile *tile, u32 min_gt_freq,
|
2023-03-30 17:31:57 -04:00
|
|
|
u32 max_gt_freq);
|
2024-08-29 15:06:21 -07:00
|
|
|
int xe_pcode_read(struct xe_tile *tile, u32 mbox, u32 *val, u32 *val1);
|
|
|
|
|
int xe_pcode_write_timeout(struct xe_tile *tile, u32 mbox, u32 val,
|
2023-03-30 17:31:57 -04:00
|
|
|
int timeout_ms);
|
2025-05-29 22:04:53 +05:30
|
|
|
int xe_pcode_write64_timeout(struct xe_tile *tile, u32 mbox, u32 data0,
|
|
|
|
|
u32 data1, int timeout);
|
|
|
|
|
|
2024-08-29 15:06:21 -07:00
|
|
|
#define xe_pcode_write(tile, mbox, val) \
|
|
|
|
|
xe_pcode_write_timeout(tile, mbox, val, 1)
|
2023-03-30 17:31:57 -04:00
|
|
|
|
2024-08-29 15:06:21 -07:00
|
|
|
int xe_pcode_request(struct xe_tile *tile, u32 mbox, u32 request,
|
2023-03-30 17:31:57 -04:00
|
|
|
u32 reply_mask, u32 reply, int timeout_ms);
|
|
|
|
|
|
2023-09-25 13:48:39 +05:30
|
|
|
#define PCODE_MBOX(mbcmd, param1, param2)\
|
|
|
|
|
(FIELD_PREP(PCODE_MB_COMMAND, mbcmd)\
|
|
|
|
|
| FIELD_PREP(PCODE_MB_PARAM1, param1)\
|
|
|
|
|
| FIELD_PREP(PCODE_MB_PARAM2, param2))
|
|
|
|
|
|
2023-03-30 17:31:57 -04:00
|
|
|
#endif
|