2017-11-01 15:07:57 +01:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2005-04-16 15:20:36 -07:00
|
|
|
#ifndef __UM_CACHE_H
|
|
|
|
|
#define __UM_CACHE_H
|
|
|
|
|
|
|
|
|
|
|
2005-10-30 15:00:07 -08:00
|
|
|
#if defined(CONFIG_UML_X86) && !defined(CONFIG_64BIT)
|
|
|
|
|
# define L1_CACHE_SHIFT (CONFIG_X86_L1_CACHE_SHIFT)
|
|
|
|
|
#elif defined(CONFIG_UML_X86) /* 64-bit */
|
|
|
|
|
# define L1_CACHE_SHIFT 6 /* Should be 7 on Intel */
|
|
|
|
|
#else
|
|
|
|
|
/* XXX: this was taken from x86, now it's completely random. Luckily only
|
|
|
|
|
* affects SMP padding. */
|
|
|
|
|
# define L1_CACHE_SHIFT 5
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
|
2005-04-16 15:20:36 -07:00
|
|
|
|
|
|
|
|
#endif
|
