mirror of
https://github.com/izzy2lost/xemu.git
synced 2026-07-06 00:20:22 -07:00
hw/arm: Connect STM32L4x5 GPIO to STM32L4x5 SoC
Signed-off-by: Arnaud Minier <arnaud.minier@telecom-paris.fr> Signed-off-by: Inès Varhol <ines.varhol@telecom-paris.fr> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Acked-by: Alistair Francis <alistair.francis@wdc.com> Message-id: 20240305210444.310665-3-ines.varhol@telecom-paris.fr Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
committed by
Peter Maydell
parent
1cdcfb6e93
commit
1c38129de8
@@ -30,6 +30,7 @@
|
||||
#include "hw/misc/stm32l4x5_syscfg.h"
|
||||
#include "hw/misc/stm32l4x5_exti.h"
|
||||
#include "hw/misc/stm32l4x5_rcc.h"
|
||||
#include "hw/gpio/stm32l4x5_gpio.h"
|
||||
#include "qom/object.h"
|
||||
|
||||
#define TYPE_STM32L4X5_SOC "stm32l4x5-soc"
|
||||
@@ -49,6 +50,7 @@ struct Stm32l4x5SocState {
|
||||
OrIRQState exti_or_gates[NUM_EXTI_OR_GATES];
|
||||
Stm32l4x5SyscfgState syscfg;
|
||||
Stm32l4x5RccState rcc;
|
||||
Stm32l4x5GpioState gpio[NUM_GPIOS];
|
||||
|
||||
MemoryRegion sram1;
|
||||
MemoryRegion sram2;
|
||||
|
||||
@@ -25,6 +25,7 @@
|
||||
#define TYPE_STM32L4X5_GPIO "stm32l4x5-gpio"
|
||||
OBJECT_DECLARE_SIMPLE_TYPE(Stm32l4x5GpioState, STM32L4X5_GPIO)
|
||||
|
||||
#define NUM_GPIOS 8
|
||||
#define GPIO_NUM_PINS 16
|
||||
|
||||
struct Stm32l4x5GpioState {
|
||||
|
||||
@@ -26,12 +26,11 @@
|
||||
|
||||
#include "hw/sysbus.h"
|
||||
#include "qom/object.h"
|
||||
#include "hw/gpio/stm32l4x5_gpio.h"
|
||||
|
||||
#define TYPE_STM32L4X5_SYSCFG "stm32l4x5-syscfg"
|
||||
OBJECT_DECLARE_SIMPLE_TYPE(Stm32l4x5SyscfgState, STM32L4X5_SYSCFG)
|
||||
|
||||
#define NUM_GPIOS 8
|
||||
#define GPIO_NUM_PINS 16
|
||||
#define SYSCFG_NUM_EXTICR 4
|
||||
|
||||
struct Stm32l4x5SyscfgState {
|
||||
|
||||
Reference in New Issue
Block a user