mirror of
https://github.com/izzy2lost/xemu.git
synced 2026-07-06 00:20:22 -07:00
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
* i386: fix migration issues in 10.1 * target/i386/mshv: new accelerator * rust: use glib-sys-rs * rust: fixes for docker tests # -----BEGIN PGP SIGNATURE----- # # iQFIBAABCgAyFiEE8TM4V0tmI4mGbHaCv/vSX3jHroMFAmjnaOwUHHBib256aW5p # QHJlZGhhdC5jb20ACgkQv/vSX3jHroNsFQf/WXKxZLLnItHwDz3UdwjzewPWpz5N # fpS0E4C03J8pACDgyfl7PQl47P7NlJ08Ig2Lc5l3Z9KiAKgh0orR7Cqd0BY5f9lo # uk4FgXfXpQyApywAlctadrTfcH8sRv2tMaP6EJ9coLtJtHW9RUGFPaZeMsqrjpAl # TpwAXPYNDDvvy1ih1LPh5DzOPDXE4pin2tDa94gJei56gY95auK4zppoNYLdB3kR # GOyR4QK43/yhuxPHOmQCZOE3HK2XrKgMZHWIjAovjZjZFiJs49FaHBOpRfFpsUlG # PB3UbIMtu69VY20LqbbyInPnyATRQzqIGnDGTErP6lfCGTKTy2ulQYWvHA== # =KM5O # -----END PGP SIGNATURE----- # gpg: Signature made Thu 09 Oct 2025 12:49:00 AM PDT # gpg: using RSA key F13338574B662389866C7682BFFBD25F78C7AE83 # gpg: issuer "pbonzini@redhat.com" # gpg: Good signature from "Paolo Bonzini <bonzini@gnu.org>" [unknown] # gpg: aka "Paolo Bonzini <pbonzini@redhat.com>" [unknown] # gpg: WARNING: The key's User ID is not certified with a trusted signature! # gpg: There is no indication that the signature belongs to the owner. # Primary key fingerprint: 46F5 9FBD 57D6 12E7 BFD4 E2F7 7E15 100C CD36 69B1 # Subkey fingerprint: F133 3857 4B66 2389 866C 7682 BFFB D25F 78C7 AE83 * tag 'for-upstream' of https://gitlab.com/bonzini/qemu: (35 commits) rust: fix path to rust_root_crate.sh tests/docker: make --enable-rust overridable with EXTRA_CONFIGURE_OPTS MAINTAINERS: Add maintainers for mshv accelerator docs: Add mshv to documentation target/i386/mshv: Use preallocated page for hvcall qapi/accel: Allow to query mshv capabilities accel/mshv: Handle overlapping mem mappings target/i386/mshv: Implement mshv_vcpu_run() target/i386/mshv: Write MSRs to the hypervisor target/i386/mshv: Integrate x86 instruction decoder/emulator target/i386/mshv: Register MSRs with MSHV target/i386/mshv: Register CPUID entries with MSHV target/i386/mshv: Set local interrupt controller state target/i386/mshv: Implement mshv_arch_put_registers() target/i386/mshv: Implement mshv_get_special_regs() target/i386/mshv: Implement mshv_get_standard_regs() target/i386/mshv: Implement mshv_store_regs() target/i386/mshv: Add CPU create and remove logic accel/mshv: Add vCPU signal handling accel/mshv: Add vCPU creation and execution loop ... Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson
@@ -169,7 +169,7 @@ struct CPUClass {
|
||||
vaddr (*gdb_adjust_breakpoint)(CPUState *cpu, vaddr addr);
|
||||
|
||||
const char *gdb_core_xml_file;
|
||||
const gchar * (*gdb_arch_name)(CPUState *cpu);
|
||||
const char * (*gdb_arch_name)(CPUState *cpu);
|
||||
const char * (*gdb_get_core_xml_file)(CPUState *cpu);
|
||||
|
||||
void (*disas_set_info)(CPUState *cpu, disassemble_info *info);
|
||||
|
||||
@@ -0,0 +1,20 @@
|
||||
/*
|
||||
* Type definitions for the mshv guest interface.
|
||||
*
|
||||
* Copyright Microsoft, Corp. 2025
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0-or-later
|
||||
*/
|
||||
|
||||
#ifndef HW_HYPERV_HVGDK_H
|
||||
#define HW_HYPERV_HVGDK_H
|
||||
|
||||
#define HVGDK_H_VERSION (25125)
|
||||
|
||||
enum hv_unimplemented_msr_action {
|
||||
HV_UNIMPLEMENTED_MSR_ACTION_FAULT = 0,
|
||||
HV_UNIMPLEMENTED_MSR_ACTION_IGNORE_WRITE_READ_ZERO = 1,
|
||||
HV_UNIMPLEMENTED_MSR_ACTION_COUNT = 2,
|
||||
};
|
||||
|
||||
#endif /* HW_HYPERV_HVGDK_H */
|
||||
File diff suppressed because it is too large
Load Diff
@@ -0,0 +1,249 @@
|
||||
/*
|
||||
* Type definitions for the mshv host.
|
||||
*
|
||||
* Copyright Microsoft, Corp. 2025
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0-or-later
|
||||
*/
|
||||
|
||||
#ifndef HW_HYPERV_HVHDK_H
|
||||
#define HW_HYPERV_HVHDK_H
|
||||
|
||||
#define HV_PARTITION_SYNTHETIC_PROCESSOR_FEATURES_BANKS 1
|
||||
|
||||
struct hv_input_set_partition_property {
|
||||
uint64_t partition_id;
|
||||
uint32_t property_code; /* enum hv_partition_property_code */
|
||||
uint32_t padding;
|
||||
uint64_t property_value;
|
||||
};
|
||||
|
||||
union hv_partition_synthetic_processor_features {
|
||||
uint64_t as_uint64[HV_PARTITION_SYNTHETIC_PROCESSOR_FEATURES_BANKS];
|
||||
|
||||
struct {
|
||||
/*
|
||||
* Report a hypervisor is present. CPUID leaves
|
||||
* 0x40000000 and 0x40000001 are supported.
|
||||
*/
|
||||
uint64_t hypervisor_present:1;
|
||||
|
||||
/*
|
||||
* Features associated with HV#1:
|
||||
*/
|
||||
|
||||
/* Report support for Hv1 (CPUID leaves 0x40000000 - 0x40000006). */
|
||||
uint64_t hv1:1;
|
||||
|
||||
/*
|
||||
* Access to HV_X64_MSR_VP_RUNTIME.
|
||||
* Corresponds to access_vp_run_time_reg privilege.
|
||||
*/
|
||||
uint64_t access_vp_run_time_reg:1;
|
||||
|
||||
/*
|
||||
* Access to HV_X64_MSR_TIME_REF_COUNT.
|
||||
* Corresponds to access_partition_reference_counter privilege.
|
||||
*/
|
||||
uint64_t access_partition_reference_counter:1;
|
||||
|
||||
/*
|
||||
* Access to SINT-related registers (HV_X64_MSR_SCONTROL through
|
||||
* HV_X64_MSR_EOM and HV_X64_MSR_SINT0 through HV_X64_MSR_SINT15).
|
||||
* Corresponds to access_synic_regs privilege.
|
||||
*/
|
||||
uint64_t access_synic_regs:1;
|
||||
|
||||
/*
|
||||
* Access to synthetic timers and associated MSRs
|
||||
* (HV_X64_MSR_STIMER0_CONFIG through HV_X64_MSR_STIMER3_COUNT).
|
||||
* Corresponds to access_synthetic_timer_regs privilege.
|
||||
*/
|
||||
uint64_t access_synthetic_timer_regs:1;
|
||||
|
||||
/*
|
||||
* Access to APIC MSRs (HV_X64_MSR_EOI, HV_X64_MSR_ICR and
|
||||
* HV_X64_MSR_TPR) as well as the VP assist page.
|
||||
* Corresponds to access_intr_ctrl_regs privilege.
|
||||
*/
|
||||
uint64_t access_intr_ctrl_regs:1;
|
||||
|
||||
/*
|
||||
* Access to registers associated with hypercalls
|
||||
* (HV_X64_MSR_GUEST_OS_ID and HV_X64_MSR_HYPERCALL).
|
||||
* Corresponds to access_hypercall_msrs privilege.
|
||||
*/
|
||||
uint64_t access_hypercall_regs:1;
|
||||
|
||||
/* VP index can be queried. corresponds to access_vp_index privilege. */
|
||||
uint64_t access_vp_index:1;
|
||||
|
||||
/*
|
||||
* Access to the reference TSC. Corresponds to
|
||||
* access_partition_reference_tsc privilege.
|
||||
*/
|
||||
uint64_t access_partition_reference_tsc:1;
|
||||
|
||||
/*
|
||||
* Partition has access to the guest idle reg. Corresponds to
|
||||
* access_guest_idle_reg privilege.
|
||||
*/
|
||||
uint64_t access_guest_idle_reg:1;
|
||||
|
||||
/*
|
||||
* Partition has access to frequency regs. corresponds to
|
||||
* access_frequency_regs privilege.
|
||||
*/
|
||||
uint64_t access_frequency_regs:1;
|
||||
|
||||
uint64_t reserved_z12:1; /* Reserved for access_reenlightenment_controls */
|
||||
uint64_t reserved_z13:1; /* Reserved for access_root_scheduler_reg */
|
||||
uint64_t reserved_z14:1; /* Reserved for access_tsc_invariant_controls */
|
||||
|
||||
/*
|
||||
* Extended GVA ranges for HvCallFlushVirtualAddressList hypercall.
|
||||
* Corresponds to privilege.
|
||||
*/
|
||||
uint64_t enable_extended_gva_ranges_for_flush_virtual_address_list:1;
|
||||
|
||||
uint64_t reserved_z16:1; /* Reserved for access_vsm. */
|
||||
uint64_t reserved_z17:1; /* Reserved for access_vp_registers. */
|
||||
|
||||
/* Use fast hypercall output. Corresponds to privilege. */
|
||||
uint64_t fast_hypercall_output:1;
|
||||
|
||||
uint64_t reserved_z19:1; /* Reserved for enable_extended_hypercalls. */
|
||||
|
||||
/*
|
||||
* HvStartVirtualProcessor can be used to start virtual processors.
|
||||
* Corresponds to privilege.
|
||||
*/
|
||||
uint64_t start_virtual_processor:1;
|
||||
|
||||
uint64_t reserved_z21:1; /* Reserved for Isolation. */
|
||||
|
||||
/* Synthetic timers in direct mode. */
|
||||
uint64_t direct_synthetic_timers:1;
|
||||
|
||||
uint64_t reserved_z23:1; /* Reserved for synthetic time unhalted timer */
|
||||
|
||||
/* Use extended processor masks. */
|
||||
uint64_t extended_processor_masks:1;
|
||||
|
||||
/*
|
||||
* HvCallFlushVirtualAddressSpace / HvCallFlushVirtualAddressList are
|
||||
* supported.
|
||||
*/
|
||||
uint64_t tb_flush_hypercalls:1;
|
||||
|
||||
/* HvCallSendSyntheticClusterIpi is supported. */
|
||||
uint64_t synthetic_cluster_ipi:1;
|
||||
|
||||
/* HvCallNotifyLongSpinWait is supported. */
|
||||
uint64_t notify_long_spin_wait:1;
|
||||
|
||||
/* HvCallQueryNumaDistance is supported. */
|
||||
uint64_t query_numa_distance:1;
|
||||
|
||||
/* HvCallSignalEvent is supported. Corresponds to privilege. */
|
||||
uint64_t signal_events:1;
|
||||
|
||||
/* HvCallRetargetDeviceInterrupt is supported. */
|
||||
uint64_t retarget_device_interrupt:1;
|
||||
|
||||
/* HvCallRestorePartitionTime is supported. */
|
||||
uint64_t restore_time:1;
|
||||
|
||||
/* EnlightenedVmcs nested enlightenment is supported. */
|
||||
uint64_t enlightened_vmcs:1;
|
||||
|
||||
uint64_t reserved:30;
|
||||
};
|
||||
};
|
||||
|
||||
enum hv_translate_gva_result_code {
|
||||
HV_TRANSLATE_GVA_SUCCESS = 0,
|
||||
|
||||
/* Translation failures. */
|
||||
HV_TRANSLATE_GVA_PAGE_NOT_PRESENT = 1,
|
||||
HV_TRANSLATE_GVA_PRIVILEGE_VIOLATION = 2,
|
||||
HV_TRANSLATE_GVA_INVALIDE_PAGE_TABLE_FLAGS = 3,
|
||||
|
||||
/* GPA access failures. */
|
||||
HV_TRANSLATE_GVA_GPA_UNMAPPED = 4,
|
||||
HV_TRANSLATE_GVA_GPA_NO_READ_ACCESS = 5,
|
||||
HV_TRANSLATE_GVA_GPA_NO_WRITE_ACCESS = 6,
|
||||
HV_TRANSLATE_GVA_GPA_ILLEGAL_OVERLAY_ACCESS = 7,
|
||||
|
||||
/*
|
||||
* Intercept for memory access by either
|
||||
* - a higher VTL
|
||||
* - a nested hypervisor (due to a violation of the nested page table)
|
||||
*/
|
||||
HV_TRANSLATE_GVA_INTERCEPT = 8,
|
||||
|
||||
HV_TRANSLATE_GVA_GPA_UNACCEPTED = 9,
|
||||
};
|
||||
|
||||
union hv_translate_gva_result {
|
||||
uint64_t as_uint64;
|
||||
struct {
|
||||
uint32_t result_code; /* enum hv_translate_hva_result_code */
|
||||
uint32_t cache_type:8;
|
||||
uint32_t overlay_page:1;
|
||||
uint32_t reserved:23;
|
||||
};
|
||||
};
|
||||
|
||||
typedef struct hv_input_translate_virtual_address {
|
||||
uint64_t partition_id;
|
||||
uint32_t vp_index;
|
||||
uint32_t padding;
|
||||
uint64_t control_flags;
|
||||
uint64_t gva_page;
|
||||
} hv_input_translate_virtual_address;
|
||||
|
||||
typedef struct hv_output_translate_virtual_address {
|
||||
union hv_translate_gva_result translation_result;
|
||||
uint64_t gpa_page;
|
||||
} hv_output_translate_virtual_address;
|
||||
|
||||
typedef struct hv_register_x64_cpuid_result_parameters {
|
||||
struct {
|
||||
uint32_t eax;
|
||||
uint32_t ecx;
|
||||
uint8_t subleaf_specific;
|
||||
uint8_t always_override;
|
||||
uint16_t padding;
|
||||
} input;
|
||||
struct {
|
||||
uint32_t eax;
|
||||
uint32_t eax_mask;
|
||||
uint32_t ebx;
|
||||
uint32_t ebx_mask;
|
||||
uint32_t ecx;
|
||||
uint32_t ecx_mask;
|
||||
uint32_t edx;
|
||||
uint32_t edx_mask;
|
||||
} result;
|
||||
} hv_register_x64_cpuid_result_parameters;
|
||||
|
||||
typedef struct hv_register_x64_msr_result_parameters {
|
||||
uint32_t msr_index;
|
||||
uint32_t access_type;
|
||||
uint32_t action; /* enum hv_unimplemented_msr_action */
|
||||
} hv_register_x64_msr_result_parameters;
|
||||
|
||||
union hv_register_intercept_result_parameters {
|
||||
struct hv_register_x64_cpuid_result_parameters cpuid;
|
||||
struct hv_register_x64_msr_result_parameters msr;
|
||||
};
|
||||
|
||||
typedef struct hv_input_register_intercept_result {
|
||||
uint64_t partition_id;
|
||||
uint32_t vp_index;
|
||||
uint32_t intercept_type; /* enum hv_intercept_type */
|
||||
union hv_register_intercept_result_parameters parameters;
|
||||
} hv_input_register_intercept_result;
|
||||
|
||||
#endif /* HW_HYPERV_HVHDK_H */
|
||||
@@ -0,0 +1,102 @@
|
||||
/*
|
||||
* Type definitions for the mshv host interface.
|
||||
*
|
||||
* Copyright Microsoft, Corp. 2025
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0-or-later
|
||||
*/
|
||||
|
||||
#ifndef HW_HYPERV_HVHDK_MINI_H
|
||||
#define HW_HYPERV_HVHDK_MINI_H
|
||||
|
||||
#define HVHVK_MINI_VERSION (25294)
|
||||
|
||||
/* Each generic set contains 64 elements */
|
||||
#define HV_GENERIC_SET_SHIFT (6)
|
||||
#define HV_GENERIC_SET_MASK (63)
|
||||
|
||||
enum hv_generic_set_format {
|
||||
HV_GENERIC_SET_SPARSE_4K,
|
||||
HV_GENERIC_SET_ALL,
|
||||
};
|
||||
|
||||
enum hv_partition_property_code {
|
||||
/* Privilege properties */
|
||||
HV_PARTITION_PROPERTY_PRIVILEGE_FLAGS = 0x00010000,
|
||||
HV_PARTITION_PROPERTY_SYNTHETIC_PROC_FEATURES = 0x00010001,
|
||||
|
||||
/* Scheduling properties */
|
||||
HV_PARTITION_PROPERTY_SUSPEND = 0x00020000,
|
||||
HV_PARTITION_PROPERTY_CPU_RESERVE = 0x00020001,
|
||||
HV_PARTITION_PROPERTY_CPU_CAP = 0x00020002,
|
||||
HV_PARTITION_PROPERTY_CPU_WEIGHT = 0x00020003,
|
||||
HV_PARTITION_PROPERTY_CPU_GROUP_ID = 0x00020004,
|
||||
|
||||
/* Time properties */
|
||||
HV_PARTITION_PROPERTY_TIME_FREEZE = 0x00030003,
|
||||
HV_PARTITION_PROPERTY_REFERENCE_TIME = 0x00030005,
|
||||
|
||||
/* Debugging properties */
|
||||
HV_PARTITION_PROPERTY_DEBUG_CHANNEL_ID = 0x00040000,
|
||||
|
||||
/* Resource properties */
|
||||
HV_PARTITION_PROPERTY_VIRTUAL_TLB_PAGE_COUNT = 0x00050000,
|
||||
HV_PARTITION_PROPERTY_VSM_CONFIG = 0x00050001,
|
||||
HV_PARTITION_PROPERTY_ZERO_MEMORY_ON_RESET = 0x00050002,
|
||||
HV_PARTITION_PROPERTY_PROCESSORS_PER_SOCKET = 0x00050003,
|
||||
HV_PARTITION_PROPERTY_NESTED_TLB_SIZE = 0x00050004,
|
||||
HV_PARTITION_PROPERTY_GPA_PAGE_ACCESS_TRACKING = 0x00050005,
|
||||
HV_PARTITION_PROPERTY_VSM_PERMISSIONS_DIRTY_SINCE_LAST_QUERY = 0x00050006,
|
||||
HV_PARTITION_PROPERTY_SGX_LAUNCH_CONTROL_CONFIG = 0x00050007,
|
||||
HV_PARTITION_PROPERTY_DEFAULT_SGX_LAUNCH_CONTROL0 = 0x00050008,
|
||||
HV_PARTITION_PROPERTY_DEFAULT_SGX_LAUNCH_CONTROL1 = 0x00050009,
|
||||
HV_PARTITION_PROPERTY_DEFAULT_SGX_LAUNCH_CONTROL2 = 0x0005000a,
|
||||
HV_PARTITION_PROPERTY_DEFAULT_SGX_LAUNCH_CONTROL3 = 0x0005000b,
|
||||
HV_PARTITION_PROPERTY_ISOLATION_STATE = 0x0005000c,
|
||||
HV_PARTITION_PROPERTY_ISOLATION_CONTROL = 0x0005000d,
|
||||
HV_PARTITION_PROPERTY_ALLOCATION_ID = 0x0005000e,
|
||||
HV_PARTITION_PROPERTY_MONITORING_ID = 0x0005000f,
|
||||
HV_PARTITION_PROPERTY_IMPLEMENTED_PHYSICAL_ADDRESS_BITS = 0x00050010,
|
||||
HV_PARTITION_PROPERTY_NON_ARCHITECTURAL_CORE_SHARING = 0x00050011,
|
||||
HV_PARTITION_PROPERTY_HYPERCALL_DOORBELL_PAGE = 0x00050012,
|
||||
HV_PARTITION_PROPERTY_ISOLATION_POLICY = 0x00050014,
|
||||
HV_PARTITION_PROPERTY_UNIMPLEMENTED_MSR_ACTION = 0x00050017,
|
||||
HV_PARTITION_PROPERTY_SEV_VMGEXIT_OFFLOADS = 0x00050022,
|
||||
|
||||
/* Compatibility properties */
|
||||
HV_PARTITION_PROPERTY_PROCESSOR_VENDOR = 0x00060000,
|
||||
HV_PARTITION_PROPERTY_PROCESSOR_FEATURES_DEPRECATED = 0x00060001,
|
||||
HV_PARTITION_PROPERTY_PROCESSOR_XSAVE_FEATURES = 0x00060002,
|
||||
HV_PARTITION_PROPERTY_PROCESSOR_CL_FLUSH_SIZE = 0x00060003,
|
||||
HV_PARTITION_PROPERTY_ENLIGHTENMENT_MODIFICATIONS = 0x00060004,
|
||||
HV_PARTITION_PROPERTY_COMPATIBILITY_VERSION = 0x00060005,
|
||||
HV_PARTITION_PROPERTY_PHYSICAL_ADDRESS_WIDTH = 0x00060006,
|
||||
HV_PARTITION_PROPERTY_XSAVE_STATES = 0x00060007,
|
||||
HV_PARTITION_PROPERTY_MAX_XSAVE_DATA_SIZE = 0x00060008,
|
||||
HV_PARTITION_PROPERTY_PROCESSOR_CLOCK_FREQUENCY = 0x00060009,
|
||||
HV_PARTITION_PROPERTY_PROCESSOR_FEATURES0 = 0x0006000a,
|
||||
HV_PARTITION_PROPERTY_PROCESSOR_FEATURES1 = 0x0006000b,
|
||||
|
||||
/* Guest software properties */
|
||||
HV_PARTITION_PROPERTY_GUEST_OS_ID = 0x00070000,
|
||||
|
||||
/* Nested virtualization properties */
|
||||
HV_PARTITION_PROPERTY_PROCESSOR_VIRTUALIZATION_FEATURES = 0x00080000,
|
||||
};
|
||||
|
||||
/* HV Map GPA (Guest Physical Address) Flags */
|
||||
#define HV_MAP_GPA_PERMISSIONS_NONE 0x0
|
||||
#define HV_MAP_GPA_READABLE 0x1
|
||||
#define HV_MAP_GPA_WRITABLE 0x2
|
||||
#define HV_MAP_GPA_KERNEL_EXECUTABLE 0x4
|
||||
#define HV_MAP_GPA_USER_EXECUTABLE 0x8
|
||||
#define HV_MAP_GPA_EXECUTABLE 0xC
|
||||
#define HV_MAP_GPA_PERMISSIONS_MASK 0xF
|
||||
#define HV_MAP_GPA_ADJUSTABLE 0x8000
|
||||
#define HV_MAP_GPA_NO_ACCESS 0x10000
|
||||
#define HV_MAP_GPA_NOT_CACHED 0x200000
|
||||
#define HV_MAP_GPA_LARGE_PAGE 0x80000000
|
||||
|
||||
#define HV_PFN_RNG_PAGEBITS 24 /* HV_SPA_PAGE_RANGE_ADDITIONAL_PAGES_BITS */
|
||||
|
||||
#endif /* HW_HYPERV_HVHDK_MINI_H */
|
||||
@@ -24,6 +24,7 @@ strList *hmp_split_at_comma(const char *str);
|
||||
void hmp_info_name(Monitor *mon, const QDict *qdict);
|
||||
void hmp_info_version(Monitor *mon, const QDict *qdict);
|
||||
void hmp_info_kvm(Monitor *mon, const QDict *qdict);
|
||||
void hmp_info_mshv(Monitor *mon, const QDict *qdict);
|
||||
void hmp_info_status(Monitor *mon, const QDict *qdict);
|
||||
void hmp_info_uuid(Monitor *mon, const QDict *qdict);
|
||||
void hmp_info_chardev(Monitor *mon, const QDict *qdict);
|
||||
|
||||
@@ -0,0 +1,37 @@
|
||||
/*
|
||||
* Accelerated irqchip abstraction
|
||||
*
|
||||
* Copyright Microsoft, Corp. 2025
|
||||
*
|
||||
* Authors: Ziqiao Zhou <ziqiaozhou@microsoft.com>
|
||||
* Magnus Kulke <magnuskulke@microsoft.com>
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0-or-later
|
||||
*/
|
||||
|
||||
#ifndef SYSTEM_ACCEL_IRQ_H
|
||||
#define SYSTEM_ACCEL_IRQ_H
|
||||
#include "hw/pci/msi.h"
|
||||
#include "qemu/osdep.h"
|
||||
#include "system/kvm.h"
|
||||
#include "system/mshv.h"
|
||||
|
||||
static inline bool accel_msi_via_irqfd_enabled(void)
|
||||
{
|
||||
return mshv_msi_via_irqfd_enabled() || kvm_msi_via_irqfd_enabled();
|
||||
}
|
||||
|
||||
static inline bool accel_irqchip_is_split(void)
|
||||
{
|
||||
return mshv_msi_via_irqfd_enabled() || kvm_irqchip_is_split();
|
||||
}
|
||||
|
||||
int accel_irqchip_add_msi_route(KVMRouteChange *c, int vector, PCIDevice *dev);
|
||||
int accel_irqchip_update_msi_route(int vector, MSIMessage msg, PCIDevice *dev);
|
||||
void accel_irqchip_commit_route_changes(KVMRouteChange *c);
|
||||
void accel_irqchip_commit_routes(void);
|
||||
void accel_irqchip_release_virq(int virq);
|
||||
int accel_irqchip_add_irqfd_notifier_gsi(EventNotifier *n, EventNotifier *rn,
|
||||
int virq);
|
||||
int accel_irqchip_remove_irqfd_notifier_gsi(EventNotifier *n, int virq);
|
||||
#endif
|
||||
@@ -14,6 +14,7 @@
|
||||
#include "hw/core/cpu.h"
|
||||
#include "system/kvm.h"
|
||||
#include "system/hvf.h"
|
||||
#include "system/mshv.h"
|
||||
#include "system/whpx.h"
|
||||
#include "system/nvmm.h"
|
||||
|
||||
|
||||
@@ -0,0 +1,64 @@
|
||||
/*
|
||||
* QEMU MSHV support
|
||||
*
|
||||
* Copyright Microsoft, Corp. 2025
|
||||
*
|
||||
* Authors: Ziqiao Zhou <ziqiaozhou@microsoft.com>
|
||||
* Magnus Kulke <magnuskulke@microsoft.com>
|
||||
* Jinank Jain <jinankjain@microsoft.com>
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0-or-later
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef QEMU_MSHV_H
|
||||
#define QEMU_MSHV_H
|
||||
|
||||
#include "qemu/osdep.h"
|
||||
#include "qemu/accel.h"
|
||||
#include "hw/hyperv/hyperv-proto.h"
|
||||
#include "hw/hyperv/hvhdk.h"
|
||||
#include "hw/hyperv/hvgdk_mini.h"
|
||||
#include "qapi/qapi-types-common.h"
|
||||
#include "system/memory.h"
|
||||
#include "accel/accel-ops.h"
|
||||
|
||||
#ifdef COMPILING_PER_TARGET
|
||||
#ifdef CONFIG_MSHV
|
||||
#include <linux/mshv.h>
|
||||
#define CONFIG_MSHV_IS_POSSIBLE
|
||||
#endif
|
||||
#else
|
||||
#define CONFIG_MSHV_IS_POSSIBLE
|
||||
#endif
|
||||
|
||||
#define MSHV_MAX_MSI_ROUTES 4096
|
||||
|
||||
#define MSHV_PAGE_SHIFT 12
|
||||
|
||||
#ifdef CONFIG_MSHV_IS_POSSIBLE
|
||||
extern bool mshv_allowed;
|
||||
#define mshv_enabled() (mshv_allowed)
|
||||
#define mshv_msi_via_irqfd_enabled() mshv_enabled()
|
||||
#else /* CONFIG_MSHV_IS_POSSIBLE */
|
||||
#define mshv_enabled() false
|
||||
#define mshv_msi_via_irqfd_enabled() mshv_enabled()
|
||||
#endif
|
||||
|
||||
typedef struct MshvState MshvState;
|
||||
extern MshvState *mshv_state;
|
||||
|
||||
/* interrupt */
|
||||
int mshv_request_interrupt(MshvState *mshv_state, uint32_t interrupt_type, uint32_t vector,
|
||||
uint32_t vp_index, bool logical_destination_mode,
|
||||
bool level_triggered);
|
||||
|
||||
int mshv_irqchip_add_msi_route(int vector, PCIDevice *dev);
|
||||
int mshv_irqchip_update_msi_route(int virq, MSIMessage msg, PCIDevice *dev);
|
||||
void mshv_irqchip_commit_routes(void);
|
||||
void mshv_irqchip_release_virq(int virq);
|
||||
int mshv_irqchip_add_irqfd_notifier_gsi(const EventNotifier *n,
|
||||
const EventNotifier *rn, int virq);
|
||||
int mshv_irqchip_remove_irqfd_notifier_gsi(const EventNotifier *n, int virq);
|
||||
|
||||
#endif
|
||||
@@ -0,0 +1,155 @@
|
||||
/*
|
||||
* QEMU MSHV support
|
||||
*
|
||||
* Copyright Microsoft, Corp. 2025
|
||||
*
|
||||
* Authors: Ziqiao Zhou <ziqiaozhou@microsoft.com>
|
||||
* Magnus Kulke <magnuskulke@microsoft.com>
|
||||
* Jinank Jain <jinankjain@microsoft.com>
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0-or-later
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef QEMU_MSHV_INT_H
|
||||
#define QEMU_MSHV_INT_H
|
||||
|
||||
#define MSHV_MSR_ENTRIES_COUNT 64
|
||||
|
||||
#define MSHV_MAX_MEM_SLOTS 32
|
||||
|
||||
typedef struct hyperv_message hv_message;
|
||||
|
||||
typedef struct MshvHvCallArgs {
|
||||
void *base;
|
||||
void *input_page;
|
||||
void *output_page;
|
||||
} MshvHvCallArgs;
|
||||
|
||||
struct AccelCPUState {
|
||||
int cpufd;
|
||||
bool dirty;
|
||||
MshvHvCallArgs hvcall_args;
|
||||
};
|
||||
|
||||
typedef struct MshvMemoryListener {
|
||||
MemoryListener listener;
|
||||
int as_id;
|
||||
} MshvMemoryListener;
|
||||
|
||||
typedef struct MshvAddressSpace {
|
||||
MshvMemoryListener *ml;
|
||||
AddressSpace *as;
|
||||
} MshvAddressSpace;
|
||||
|
||||
typedef struct MshvMemorySlotManager {
|
||||
size_t n_slots;
|
||||
GList *slots;
|
||||
QemuMutex mutex;
|
||||
} MshvMemorySlotManager;
|
||||
|
||||
struct MshvState {
|
||||
AccelState parent_obj;
|
||||
int vm;
|
||||
MshvMemoryListener memory_listener;
|
||||
/* number of listeners */
|
||||
int nr_as;
|
||||
MshvAddressSpace *as;
|
||||
int fd;
|
||||
MshvMemorySlotManager msm;
|
||||
};
|
||||
|
||||
typedef struct MshvMsiControl {
|
||||
bool updated;
|
||||
GHashTable *gsi_routes;
|
||||
} MshvMsiControl;
|
||||
|
||||
#define mshv_vcpufd(cpu) (cpu->accel->cpufd)
|
||||
|
||||
/* cpu */
|
||||
typedef struct MshvFPU {
|
||||
uint8_t fpr[8][16];
|
||||
uint16_t fcw;
|
||||
uint16_t fsw;
|
||||
uint8_t ftwx;
|
||||
uint8_t pad1;
|
||||
uint16_t last_opcode;
|
||||
uint64_t last_ip;
|
||||
uint64_t last_dp;
|
||||
uint8_t xmm[16][16];
|
||||
uint32_t mxcsr;
|
||||
uint32_t pad2;
|
||||
} MshvFPU;
|
||||
|
||||
typedef enum MshvVmExit {
|
||||
MshvVmExitIgnore = 0,
|
||||
MshvVmExitShutdown = 1,
|
||||
MshvVmExitSpecial = 2,
|
||||
} MshvVmExit;
|
||||
|
||||
typedef enum MshvRemapResult {
|
||||
MshvRemapOk = 0,
|
||||
MshvRemapNoMapping = 1,
|
||||
MshvRemapNoOverlap = 2,
|
||||
} MshvRemapResult;
|
||||
|
||||
void mshv_init_mmio_emu(void);
|
||||
int mshv_create_vcpu(int vm_fd, uint8_t vp_index, int *cpu_fd);
|
||||
void mshv_remove_vcpu(int vm_fd, int cpu_fd);
|
||||
int mshv_configure_vcpu(const CPUState *cpu, const MshvFPU *fpu, uint64_t xcr0);
|
||||
int mshv_get_standard_regs(CPUState *cpu);
|
||||
int mshv_get_special_regs(CPUState *cpu);
|
||||
int mshv_run_vcpu(int vm_fd, CPUState *cpu, hv_message *msg, MshvVmExit *exit);
|
||||
int mshv_load_regs(CPUState *cpu);
|
||||
int mshv_store_regs(CPUState *cpu);
|
||||
int mshv_set_generic_regs(const CPUState *cpu, const hv_register_assoc *assocs,
|
||||
size_t n_regs);
|
||||
int mshv_arch_put_registers(const CPUState *cpu);
|
||||
void mshv_arch_init_vcpu(CPUState *cpu);
|
||||
void mshv_arch_destroy_vcpu(CPUState *cpu);
|
||||
void mshv_arch_amend_proc_features(
|
||||
union hv_partition_synthetic_processor_features *features);
|
||||
int mshv_arch_post_init_vm(int vm_fd);
|
||||
|
||||
#if defined COMPILING_PER_TARGET && defined CONFIG_MSHV_IS_POSSIBLE
|
||||
int mshv_hvcall(int fd, const struct mshv_root_hvcall *args);
|
||||
#endif
|
||||
|
||||
/* memory */
|
||||
typedef struct MshvMemorySlot {
|
||||
uint64_t guest_phys_addr;
|
||||
uint64_t memory_size;
|
||||
uint64_t userspace_addr;
|
||||
bool readonly;
|
||||
bool mapped;
|
||||
} MshvMemorySlot;
|
||||
|
||||
MshvRemapResult mshv_remap_overlap_region(int vm_fd, uint64_t gpa);
|
||||
int mshv_guest_mem_read(uint64_t gpa, uint8_t *data, uintptr_t size,
|
||||
bool is_secure_mode, bool instruction_fetch);
|
||||
int mshv_guest_mem_write(uint64_t gpa, const uint8_t *data, uintptr_t size,
|
||||
bool is_secure_mode);
|
||||
void mshv_set_phys_mem(MshvMemoryListener *mml, MemoryRegionSection *section,
|
||||
bool add);
|
||||
void mshv_init_memory_slot_manager(MshvState *mshv_state);
|
||||
|
||||
/* msr */
|
||||
typedef struct MshvMsrEntry {
|
||||
uint32_t index;
|
||||
uint32_t reserved;
|
||||
uint64_t data;
|
||||
} MshvMsrEntry;
|
||||
|
||||
typedef struct MshvMsrEntries {
|
||||
MshvMsrEntry entries[MSHV_MSR_ENTRIES_COUNT];
|
||||
uint32_t nmsrs;
|
||||
} MshvMsrEntries;
|
||||
|
||||
int mshv_configure_msr(const CPUState *cpu, const MshvMsrEntry *msrs,
|
||||
size_t n_msrs);
|
||||
|
||||
/* interrupt */
|
||||
void mshv_init_msicontrol(void);
|
||||
int mshv_reserve_ioapic_msi_routes(int vm_fd);
|
||||
|
||||
#endif
|
||||
Reference in New Issue
Block a user