Files

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

384 lines
12 KiB
C
Raw Permalink Normal View History

2014-09-10 14:12:28 +02:00
/*
* Virtio GPU Device
*
* Copyright Red Hat, Inc. 2013-2014
*
* Authors:
* Dave Airlie <airlied@redhat.com>
* Gerd Hoffmann <kraxel@redhat.com>
*
* This work is licensed under the terms of the GNU GPL, version 2.
* See the COPYING file in the top-level directory.
*/
#ifndef HW_VIRTIO_GPU_H
#define HW_VIRTIO_GPU_H
2014-09-10 14:12:28 +02:00
#include "qemu/queue.h"
#include "ui/qemu-pixman.h"
#include "ui/console.h"
#include "hw/virtio/virtio.h"
2016-08-08 10:31:40 +01:00
#include "qemu/log.h"
2024-12-03 15:20:13 +01:00
#include "system/vhost-user-backend.h"
#include "qapi/qapi-types-virtio.h"
2014-09-10 14:12:28 +02:00
#include "standard-headers/linux/virtio_gpu.h"
#include "standard-headers/linux/virtio_ids.h"
2020-09-03 16:43:22 -04:00
#include "qom/object.h"
#define TYPE_VIRTIO_GPU_BASE "virtio-gpu-base"
2020-08-31 17:07:37 -04:00
OBJECT_DECLARE_TYPE(VirtIOGPUBase, VirtIOGPUBaseClass,
VIRTIO_GPU_BASE)
2014-09-10 14:12:28 +02:00
#define TYPE_VIRTIO_GPU "virtio-gpu-device"
OBJECT_DECLARE_TYPE(VirtIOGPU, VirtIOGPUClass, VIRTIO_GPU)
2014-09-10 14:12:28 +02:00
2021-04-30 13:35:33 +02:00
#define TYPE_VIRTIO_GPU_GL "virtio-gpu-gl-device"
OBJECT_DECLARE_SIMPLE_TYPE(VirtIOGPUGL, VIRTIO_GPU_GL)
2019-05-24 15:09:46 +02:00
#define TYPE_VHOST_USER_GPU "vhost-user-gpu"
OBJECT_DECLARE_SIMPLE_TYPE(VhostUserGPU, VHOST_USER_GPU)
2019-05-24 15:09:46 +02:00
#define TYPE_VIRTIO_GPU_RUTABAGA "virtio-gpu-rutabaga-device"
OBJECT_DECLARE_SIMPLE_TYPE(VirtIOGPURutabaga, VIRTIO_GPU_RUTABAGA)
2014-09-10 14:12:28 +02:00
struct virtio_gpu_simple_resource {
uint32_t resource_id;
uint32_t width;
uint32_t height;
uint32_t format;
2016-05-23 15:22:07 +02:00
uint64_t *addrs;
2014-09-10 14:12:28 +02:00
struct iovec *iov;
unsigned int iov_cnt;
uint32_t scanout_bitmask;
pixman_image_t *image;
qemu_pixman_shareable share_handle;
uint64_t hostmem;
2021-05-26 16:14:18 -07:00
uint64_t blob_size;
void *blob;
int dmabuf_fd;
uint8_t *remapped;
2014-09-10 14:12:28 +02:00
QTAILQ_ENTRY(virtio_gpu_simple_resource) next;
};
2021-05-26 16:14:21 -07:00
struct virtio_gpu_framebuffer {
pixman_format_code_t format;
uint32_t bytes_pp;
uint32_t width, height;
uint32_t stride;
uint32_t offset;
};
2014-09-10 14:12:28 +02:00
struct virtio_gpu_scanout {
QemuConsole *con;
DisplaySurface *ds;
uint32_t width, height;
int x, y;
int invalidate;
uint32_t resource_id;
2016-05-23 15:22:07 +02:00
struct virtio_gpu_update_cursor cursor;
2014-09-10 14:12:28 +02:00
QEMUCursor *current_cursor;
2024-01-15 16:34:33 +04:00
struct virtio_gpu_framebuffer fb;
2014-09-10 14:12:28 +02:00
};
struct virtio_gpu_requested_state {
uint16_t width_mm, height_mm;
2014-09-10 14:12:28 +02:00
uint32_t width, height;
uint32_t refresh_rate;
2014-09-10 14:12:28 +02:00
int x, y;
};
enum virtio_gpu_base_conf_flags {
VIRTIO_GPU_FLAG_VIRGL_ENABLED = 1,
VIRTIO_GPU_FLAG_STATS_ENABLED,
2019-02-21 09:10:54 +01:00
VIRTIO_GPU_FLAG_EDID_ENABLED,
VIRTIO_GPU_FLAG_DMABUF_ENABLED,
VIRTIO_GPU_FLAG_BLOB_ENABLED,
2023-05-04 12:12:43 -07:00
VIRTIO_GPU_FLAG_CONTEXT_INIT_ENABLED,
VIRTIO_GPU_FLAG_RUTABAGA_ENABLED,
2024-10-25 00:03:11 +03:00
VIRTIO_GPU_FLAG_VENUS_ENABLED,
VIRTIO_GPU_FLAG_RESOURCE_UUID_ENABLED,
};
#define virtio_gpu_virgl_enabled(_cfg) \
(_cfg.flags & (1 << VIRTIO_GPU_FLAG_VIRGL_ENABLED))
#define virtio_gpu_stats_enabled(_cfg) \
(_cfg.flags & (1 << VIRTIO_GPU_FLAG_STATS_ENABLED))
2019-02-21 09:10:54 +01:00
#define virtio_gpu_edid_enabled(_cfg) \
(_cfg.flags & (1 << VIRTIO_GPU_FLAG_EDID_ENABLED))
#define virtio_gpu_dmabuf_enabled(_cfg) \
(_cfg.flags & (1 << VIRTIO_GPU_FLAG_DMABUF_ENABLED))
#define virtio_gpu_blob_enabled(_cfg) \
(_cfg.flags & (1 << VIRTIO_GPU_FLAG_BLOB_ENABLED))
2023-05-04 12:12:43 -07:00
#define virtio_gpu_context_init_enabled(_cfg) \
(_cfg.flags & (1 << VIRTIO_GPU_FLAG_CONTEXT_INIT_ENABLED))
#define virtio_gpu_rutabaga_enabled(_cfg) \
(_cfg.flags & (1 << VIRTIO_GPU_FLAG_RUTABAGA_ENABLED))
#define virtio_gpu_resource_uuid_enabled(_cfg) \
(_cfg.flags & (1 << VIRTIO_GPU_FLAG_RESOURCE_UUID_ENABLED))
2023-03-12 17:22:28 +08:00
#define virtio_gpu_hostmem_enabled(_cfg) \
(_cfg.hostmem > 0)
2024-10-25 00:03:11 +03:00
#define virtio_gpu_venus_enabled(_cfg) \
(_cfg.flags & (1 << VIRTIO_GPU_FLAG_VENUS_ENABLED))
struct virtio_gpu_base_conf {
2014-09-10 14:12:28 +02:00
uint32_t max_outputs;
uint32_t flags;
2017-04-21 11:22:14 +02:00
uint32_t xres;
uint32_t yres;
2023-03-12 17:22:28 +08:00
uint64_t hostmem;
VirtIOGPUOutputList *outputs;
2014-09-10 14:12:28 +02:00
};
struct virtio_gpu_ctrl_command {
VirtQueueElement elem;
VirtQueue *vq;
struct virtio_gpu_ctrl_hdr cmd_hdr;
uint32_t error;
bool finished;
QTAILQ_ENTRY(virtio_gpu_ctrl_command) next;
};
2020-09-03 16:43:22 -04:00
struct VirtIOGPUBase {
2014-09-10 14:12:28 +02:00
VirtIODevice parent_obj;
Error *migration_blocker;
struct virtio_gpu_base_conf conf;
struct virtio_gpu_config virtio_config;
2020-09-14 15:42:23 +02:00
const GraphicHwOps *hw_ops;
int renderer_blocked;
int enable;
2023-03-12 17:22:28 +08:00
MemoryRegion hostmem;
struct virtio_gpu_scanout scanout[VIRTIO_GPU_MAX_SCANOUTS];
int enabled_output_bitmask;
struct virtio_gpu_requested_state req_state[VIRTIO_GPU_MAX_SCANOUTS];
2020-09-03 16:43:22 -04:00
};
2020-09-03 16:43:22 -04:00
struct VirtIOGPUBaseClass {
VirtioDeviceClass parent;
void (*gl_flushed)(VirtIOGPUBase *g);
2020-09-03 16:43:22 -04:00
};
#define VIRTIO_GPU_BASE_PROPERTIES(_state, _conf) \
DEFINE_PROP_UINT32("max_outputs", _state, _conf.max_outputs, 1), \
DEFINE_PROP_VIRTIO_GPU_OUTPUT_LIST("outputs", _state, _conf.outputs), \
DEFINE_PROP_BIT("edid", _state, _conf.flags, \
2019-06-07 10:34:44 +02:00
VIRTIO_GPU_FLAG_EDID_ENABLED, true), \
DEFINE_PROP_UINT32("xres", _state, _conf.xres, 1280), \
DEFINE_PROP_UINT32("yres", _state, _conf.yres, 800)
typedef struct VGPUDMABuf {
QemuDmaBuf *buf;
uint32_t scanout_id;
QTAILQ_ENTRY(VGPUDMABuf) next;
} VGPUDMABuf;
2020-09-03 16:43:22 -04:00
struct VirtIOGPU {
VirtIOGPUBase parent_obj;
2024-05-16 12:40:22 +04:00
uint8_t scanout_vmstate_version;
uint64_t conf_max_hostmem;
2014-09-10 14:12:28 +02:00
VirtQueue *ctrl_vq;
VirtQueue *cursor_vq;
QEMUBH *ctrl_bh;
QEMUBH *cursor_bh;
QEMUBH *reset_bh;
QemuCond reset_cond;
bool reset_finished;
2014-09-10 14:12:28 +02:00
QTAILQ_HEAD(, virtio_gpu_simple_resource) reslist;
2015-12-01 12:05:14 +01:00
QTAILQ_HEAD(, virtio_gpu_ctrl_command) cmdq;
2014-09-10 14:12:28 +02:00
QTAILQ_HEAD(, virtio_gpu_ctrl_command) fenceq;
uint64_t hostmem;
2014-09-10 14:12:28 +02:00
bool processing_cmdq;
2014-09-10 14:12:28 +02:00
uint32_t inflight;
2014-09-10 14:12:28 +02:00
struct {
uint32_t max_inflight;
uint32_t requests;
uint32_t req_3d;
uint32_t bytes_3d;
} stats;
struct {
QTAILQ_HEAD(, VGPUDMABuf) bufs;
VGPUDMABuf *primary[VIRTIO_GPU_MAX_SCANOUTS];
} dmabuf;
2024-10-25 00:03:10 +03:00
GArray *capset_ids;
2020-09-03 16:43:22 -04:00
};
2014-09-10 14:12:28 +02:00
struct VirtIOGPUClass {
VirtIOGPUBaseClass parent;
void (*handle_ctrl)(VirtIODevice *vdev, VirtQueue *vq);
2021-04-30 13:35:39 +02:00
void (*process_cmd)(VirtIOGPU *g, struct virtio_gpu_ctrl_command *cmd);
2021-04-30 13:35:40 +02:00
void (*update_cursor_data)(VirtIOGPU *g,
struct virtio_gpu_scanout *s,
uint32_t resource_id);
void (*resource_destroy)(VirtIOGPU *g,
struct virtio_gpu_simple_resource *res,
Error **errp);
};
/* VirtIOGPUGL renderer states */
typedef enum {
RS_START, /* starting state */
RS_INIT_FAILED, /* failed initialisation */
RS_INITED, /* initialised and working */
RS_RESET, /* inited and reset pending, moves to start after reset */
} RenderState;
2021-04-30 13:35:33 +02:00
struct VirtIOGPUGL {
struct VirtIOGPU parent_obj;
RenderState renderer_state;
QEMUTimer *fence_poll;
QEMUTimer *print_stats;
2024-10-25 00:03:09 +03:00
QEMUBH *cmdq_resume_bh;
2021-04-30 13:35:33 +02:00
};
2020-09-03 16:43:22 -04:00
struct VhostUserGPU {
2019-05-24 15:09:46 +02:00
VirtIOGPUBase parent_obj;
2014-09-10 14:12:28 +02:00
2019-05-24 15:09:46 +02:00
VhostUserBackend *vhost;
int vhost_gpu_fd; /* closed by the chardev */
2025-10-22 11:46:10 +04:00
CharFrontend vhost_chr;
QemuDmaBuf *dmabuf[VIRTIO_GPU_MAX_SCANOUTS];
2019-05-24 15:09:46 +02:00
bool backend_blocked;
2020-09-03 16:43:22 -04:00
};
2019-05-24 15:09:46 +02:00
#define MAX_SLOTS 4096
struct MemoryRegionInfo {
int used;
MemoryRegion mr;
uint32_t resource_id;
};
struct rutabaga;
struct VirtIOGPURutabaga {
VirtIOGPU parent_obj;
struct MemoryRegionInfo memory_regions[MAX_SLOTS];
uint64_t capset_mask;
char *wayland_socket_path;
char *wsi;
bool headless;
uint32_t num_capsets;
struct rutabaga *rutabaga;
};
2014-09-10 14:12:28 +02:00
#define VIRTIO_GPU_FILL_CMD(out) do { \
size_t virtiogpufillcmd_s_ = \
iov_to_buf(cmd->elem.out_sg, cmd->elem.out_num, 0, \
2014-09-10 14:12:28 +02:00
&out, sizeof(out)); \
if (virtiogpufillcmd_s_ != sizeof(out)) { \
2014-09-10 14:12:28 +02:00
qemu_log_mask(LOG_GUEST_ERROR, \
"%s: command size incorrect %zu vs %zu\n", \
__func__, virtiogpufillcmd_s_, sizeof(out)); \
2014-09-10 14:12:28 +02:00
return; \
} \
} while (0)
/* virtio-gpu-base.c */
bool virtio_gpu_base_device_realize(DeviceState *qdev,
VirtIOHandleOutput ctrl_cb,
VirtIOHandleOutput cursor_cb,
Error **errp);
void virtio_gpu_base_device_unrealize(DeviceState *qdev);
void virtio_gpu_base_reset(VirtIOGPUBase *g);
void virtio_gpu_base_fill_display_info(VirtIOGPUBase *g,
struct virtio_gpu_resp_display_info *dpy_info);
void virtio_gpu_base_generate_edid(VirtIOGPUBase *g, int scanout,
struct virtio_gpu_resp_edid *edid);
2014-09-10 14:12:28 +02:00
/* virtio-gpu.c */
2023-03-12 17:22:29 +08:00
struct virtio_gpu_simple_resource *
virtio_gpu_find_resource(VirtIOGPU *g, uint32_t resource_id);
2014-09-10 14:12:28 +02:00
void virtio_gpu_ctrl_response(VirtIOGPU *g,
struct virtio_gpu_ctrl_command *cmd,
struct virtio_gpu_ctrl_hdr *resp,
size_t resp_len);
void virtio_gpu_ctrl_response_nodata(VirtIOGPU *g,
struct virtio_gpu_ctrl_command *cmd,
enum virtio_gpu_ctrl_type type);
void virtio_gpu_get_display_info(VirtIOGPU *g,
struct virtio_gpu_ctrl_command *cmd);
2019-02-21 09:10:54 +01:00
void virtio_gpu_get_edid(VirtIOGPU *g,
struct virtio_gpu_ctrl_command *cmd);
int virtio_gpu_create_mapping_iov(VirtIOGPU *g,
uint32_t nr_entries, uint32_t offset,
2014-09-10 14:12:28 +02:00
struct virtio_gpu_ctrl_command *cmd,
2021-05-06 11:10:01 +02:00
uint64_t **addr, struct iovec **iov,
uint32_t *niov);
void virtio_gpu_cleanup_mapping_iov(VirtIOGPU *g,
struct iovec *iov, uint32_t count);
2023-03-12 17:22:29 +08:00
void virtio_gpu_cleanup_mapping(VirtIOGPU *g,
struct virtio_gpu_simple_resource *res);
void virtio_gpu_process_cmdq(VirtIOGPU *g);
2021-04-30 13:35:34 +02:00
void virtio_gpu_device_realize(DeviceState *qdev, Error **errp);
2021-04-30 13:35:35 +02:00
void virtio_gpu_reset(VirtIODevice *vdev);
2021-04-30 13:35:39 +02:00
void virtio_gpu_simple_process_cmd(VirtIOGPU *g, struct virtio_gpu_ctrl_command *cmd);
2021-04-30 13:35:40 +02:00
void virtio_gpu_update_cursor_data(VirtIOGPU *g,
struct virtio_gpu_scanout *s,
uint32_t resource_id);
2014-09-10 14:12:28 +02:00
/**
* virtio_gpu_scanout_blob_to_fb() - fill out fb based on scanout data
* fb: the frame-buffer descriptor to fill out
* ss: the scanout blob data
* blob_size: size of scanout blob data
*
* This will check we have enough space for the frame taking into
* account that stride.
*
* Returns true on success, otherwise logs guest error and returns false
*/
bool virtio_gpu_scanout_blob_to_fb(struct virtio_gpu_framebuffer *fb,
struct virtio_gpu_set_scanout_blob *ss,
uint64_t blob_size);
2021-05-26 16:14:18 -07:00
/* virtio-gpu-udmabuf.c */
bool virtio_gpu_have_udmabuf(void);
void virtio_gpu_init_udmabuf(struct virtio_gpu_simple_resource *res);
void virtio_gpu_fini_udmabuf(struct virtio_gpu_simple_resource *res);
int virtio_gpu_update_dmabuf(VirtIOGPU *g,
uint32_t scanout_id,
struct virtio_gpu_simple_resource *res,
struct virtio_gpu_framebuffer *fb,
struct virtio_gpu_rect *r);
2021-05-26 16:14:18 -07:00
2024-10-25 00:03:09 +03:00
void virtio_gpu_update_scanout(VirtIOGPU *g,
uint32_t scanout_id,
struct virtio_gpu_simple_resource *res,
struct virtio_gpu_framebuffer *fb,
struct virtio_gpu_rect *r);
void virtio_gpu_disable_scanout(VirtIOGPU *g, int scanout_id);
/* virtio-gpu-3d.c */
void virtio_gpu_virgl_process_cmd(VirtIOGPU *g,
struct virtio_gpu_ctrl_command *cmd);
void virtio_gpu_virgl_fence_poll(VirtIOGPU *g);
2021-07-02 16:32:21 +04:00
void virtio_gpu_virgl_reset_scanout(VirtIOGPU *g);
void virtio_gpu_virgl_reset(VirtIOGPU *g);
int virtio_gpu_virgl_init(VirtIOGPU *g);
2024-10-25 00:03:10 +03:00
GArray *virtio_gpu_virgl_get_capsets(VirtIOGPU *g);
2014-09-10 14:12:28 +02:00
#endif