Unknown W. Brackets
|
ec05146ffd
|
Improve vfpu disasm for a few instructions.
|
2013-11-29 10:07:15 -08:00 |
|
Henrik Rydgard
|
55500d4bb6
|
Reorder VFPU registers in memory so that we can flush and reload them in bulk more often.
Doesn't actually do that yet, that's for the NEON branch.
|
2013-11-28 13:27:51 +01:00 |
|
Henrik Rydgard
|
a2e0a4d9bf
|
x86 jit: Optimize ES, NS (is-nan-or-inf) conditions in vcmp
|
2013-11-12 14:07:48 +01:00 |
|
Unknown W. Brackets
|
e3834d5833
|
Avoid some unlikely uninitialized values.
|
2013-10-26 18:31:14 -07:00 |
|
Unknown W. Brackets
|
e4f71ce6e4
|
Avoid a few expected asserts in headless mode.
|
2013-10-14 00:51:08 -07:00 |
|
The Dax
|
d102baacd0
|
Prep PPSSPP for Visual Studio 2013.
|
2013-09-17 10:27:06 -04:00 |
|
Unknown W. Brackets
|
dc05051696
|
Add more reporting for cpu instructions.
|
2013-09-05 23:27:51 -07:00 |
|
Unknown W. Brackets
|
109ad17ac6
|
Use a typesafe struct for opcodes.
Also, correctly read delayslots using Read_Instruction on ARM.
|
2013-08-24 15:36:24 -07:00 |
|
Ced2911
|
78b219b1fd
|
endian on vfpu
|
2013-08-16 09:17:34 +02:00 |
|
Unknown W. Brackets
|
6f703d7b5a
|
Cleanup flags on VFPU4 sub MIPS tables.
|
2013-08-11 20:11:34 -07:00 |
|
Unknown W. Brackets
|
d08f2bc3fb
|
Fix some formatting in the MIPS table.
And also a couple cases of manually specifying RS.
|
2013-08-11 17:12:54 -07:00 |
|
Unknown W. Brackets
|
ebfa3de388
|
Fix a couple potential infinite loops.
|
2013-08-11 16:28:20 -07:00 |
|
Henrik Rydgard
|
fecd9d5f78
|
Minor optimization, sketch on an lvl.q jit implementation
|
2013-08-11 22:12:15 +02:00 |
|
Henrik Rydgard
|
bc84c135b3
|
Revert vscmp, didn't make a difference in the tests anyway
|
2013-08-10 19:22:33 +02:00 |
|
Henrik Rydgard
|
394f590c36
|
Failed attempt at implementing vsge/vslt. Dunno what's wrong but disabled for now.
|
2013-08-10 18:39:27 +02:00 |
|
Henrik Rydgard
|
8714240519
|
Fix vf2i properly on x86.
|
2013-08-07 21:30:57 +02:00 |
|
Henrik Rydgard
|
c86dc7279e
|
JIT: Implement VCMP in both JITs. Only the x86 one is tested and enabled.
|
2013-07-31 22:29:16 +02:00 |
|
Henrik Rydgård
|
7bea5ad58b
|
Revert rounding change that broke GEB as mentioned in issue #3011 .
Experimental.
|
2013-07-31 15:51:01 +02:00 |
|
Henrik Rydgard
|
51596b636a
|
Fix numerous ARM JIT bugs. Activate vmtvc and vscl, and vadd/vmul/vdiv/vsub for real this time.
|
2013-07-31 10:34:58 +02:00 |
|
Henrik Rydgard
|
e93c2abe27
|
x86 jit: implement vfim. Move some stuff to native. cleanup for armjit logging
|
2013-07-30 22:28:05 +02:00 |
|
Henrik Rydgard
|
76e16d49f6
|
VFPU: fix rounding in VF2IN
|
2013-07-30 01:09:11 +02:00 |
|
Unknown W. Brackets
|
b46ab5f5a4
|
Always defined WIN32_LEAN_AND_MEAN.
Might as well, less mess everywhere else.
|
2013-07-28 21:04:20 -07:00 |
|
Henrik Rydgard
|
afcb5add51
|
Minor code cleanup/reindent around ARM jit
|
2013-07-27 22:14:01 +02:00 |
|
Unknown W. Brackets
|
d823989330
|
Implement vmone/vmzero/vmidt for the x86 jit.
|
2013-07-04 18:16:57 -07:00 |
|
Henrik Rydgard
|
e809e39681
|
Mips interpreter: Use unions instead of ugly casts. Strict-aliasing builds now work, but needs more testing so I don't enable it yet. Also some aliasing fixes for TransformPipeline.
|
2013-06-11 21:44:37 +02:00 |
|