Henrik Rydgard
|
5a02ea9ff4
|
Fix cache instruction on ARM
|
2013-12-10 13:26:32 +01:00 |
|
Unknown W. Brackets
|
98fb2e0402
|
armjit: Refer to R11 as MEMBASEREG for clarity.
|
2013-11-14 23:37:48 -08:00 |
|
Unknown W. Brackets
|
67eaa2fd1c
|
armjit: Optimize immediate load/stores in a row.
|
2013-11-10 16:32:48 -08:00 |
|
Unknown W. Brackets
|
7e46ee0b0f
|
armjit: Replace MOVI2R with using the regcache.
So that it can optimize the value with existing imms.
Not actually optimizing yet.
|
2013-11-10 15:50:45 -08:00 |
|
Unknown W. Brackets
|
455a7e090d
|
Compile the cache instruction to nothing.
Was showing up in a few profiles, does nothing currently.
|
2013-11-10 14:38:10 -08:00 |
|
Unknown W. Brackets
|
b2c2a87511
|
Fix omitted CC_AL reset, fixes #4498.
Was breaking non-fastmem lwl/lwr/etc.
|
2013-11-10 09:24:40 -08:00 |
|
Unknown W. Brackets
|
3aa8706ae7
|
armjit: Optimize lwl/lwr against an imm address.
|
2013-11-09 08:43:48 -08:00 |
|
Unknown W. Brackets
|
4026944b02
|
armjit: Handle lwl/lwr (not pretty, though.)
|
2013-11-09 08:42:30 -08:00 |
|
Unknown W. Brackets
|
cb3bb73148
|
armjit: Improve GPR typesafety.
|
2013-11-09 08:24:15 -08:00 |
|
Henrik Rydgard
|
502f772856
|
Add experimental mode to cache pointers in the arm jit.
Turned off for now as it needs more work but seems quite promising already.
|
2013-11-09 17:15:30 +01:00 |
|
Henrik Rydgard
|
309f904c0c
|
Extract JitState into its own header (arm/x86)
|
2013-11-08 18:51:52 +01:00 |
|
Henrik Rydgard
|
32c95af820
|
ARM: Some zero-register fixes
|
2013-11-07 15:29:13 +01:00 |
|
Unknown W. Brackets
|
157b682344
|
Always use fastmem for sw/lw on SP.
|
2013-09-07 22:44:18 -07:00 |
|
Unknown W. Brackets
|
97aa1a631e
|
Improve typesafety in the x86 regalloc.
|
2013-08-24 19:41:10 -07:00 |
|
Unknown W. Brackets
|
109ad17ac6
|
Use a typesafe struct for opcodes.
Also, correctly read delayslots using Read_Instruction on ARM.
|
2013-08-24 15:36:24 -07:00 |
|
Unknown W. Brackets
|
1ed8edb0d3
|
Avoid some dangerous hex constant widths.
|
2013-08-22 23:23:48 -07:00 |
|
Unknown W. Brackets
|
796d2c10c6
|
armjit: VRAM comes before RAM, fix slowmem check.
Can't think of anything else, hopefully fixes #1021.
|
2013-03-18 08:08:40 -07:00 |
|
Unknown W. Brackets
|
b8eb526691
|
armjit: improve slowmem, fix vram check.
Darn, copy/paste error.
|
2013-03-16 20:31:51 -07:00 |
|
Unknown W. Brackets
|
6ef5f4c8dc
|
armjit: Refactor slowmem path for reusing it.
|
2013-03-16 14:37:35 -07:00 |
|
Unknown W. Brackets
|
45b0b1203f
|
armjit: No, LDR/STR do not update flags.
Oops, had some other bug and thought this was the issue.
|
2013-03-16 14:37:35 -07:00 |
|
Unknown W. Brackets
|
de3713fc50
|
armjit: improve mem speed without fastmem.
|
2013-03-16 14:37:35 -07:00 |
|
Unknown W. Brackets
|
8f3904d32d
|
armjit: Speed up imm addresses in slowmem mode.
|
2013-03-16 14:37:35 -07:00 |
|
Sacha
|
529803e429
|
Sonic's ArmEmitter changes (cross-project merge from Dolphin)
|
2013-03-14 12:47:29 +10:00 |
|
Sacha
|
8125d96ce1
|
Small update for shifted load/stores. Still disabled.
|
2013-03-07 01:04:41 +10:00 |
|
Sacha
|
a8b6fca61b
|
Separate codepaths for shifted load/stores and normal load/stores. Fix dirty regs.
|
2013-03-07 00:59:07 +10:00 |
|