Unknown W. Brackets
|
c0d548846f
|
softgpu: Use cached write mask in draw pixel.
|
2022-01-15 13:03:10 -08:00 |
|
Unknown W. Brackets
|
f1ce2e7715
|
softgpu: Cache minz/maxz in draw pixel state.
|
2022-01-15 13:03:10 -08:00 |
|
Unknown W. Brackets
|
0b3f096c01
|
softgpu: Cache strides in draw pixel state.
|
2022-01-15 13:03:10 -08:00 |
|
Unknown W. Brackets
|
e9f3720e20
|
softgpu: Cache fog color draw pixel state.
|
2022-01-15 13:03:10 -08:00 |
|
Unknown W. Brackets
|
9ec7d65c49
|
softgpu: Use func IDs instead of gstate more.
|
2022-01-10 22:12:35 -08:00 |
|
Unknown W. Brackets
|
961cfcd75c
|
softjit: Add describes here too.
Helpful to aggregate when there are multiple rasterizers.
|
2022-01-03 06:45:10 -08:00 |
|
Unknown W. Brackets
|
e93c709f5c
|
sofjit: Correctly poison memory.
Noticed this wasn't breakpoints when reviewing some assembly output.
|
2022-01-02 08:47:04 -08:00 |
|
Unknown W. Brackets
|
355bad666c
|
softjit: Optimize common case bloom blending.
Bloom often uses fixed ONE + ONE, which is a lot less work for us. And
bloom often runs over and over again on pixels, so saving work is good.
|
2022-01-02 08:47:04 -08:00 |
|
Unknown W. Brackets
|
2d8fdd8cf4
|
Math3D: Allow construction from NEON vectors.
This makes it match SSE and easier to keep things generic. Will impact
alignment of non-packed Vec2/Vec3.
|
2021-11-28 08:24:53 -08:00 |
|
Unknown W. Brackets
|
96a7554053
|
sofjit: Move common types to reg cache header.
This makes it easier to use vectors elsewhere.
|
2021-11-28 08:03:15 -08:00 |
|
Unknown W. Brackets
|
3d5bced296
|
softjit: Rename reg cache so it can be reused.
Intentionally just the name changes in this commit.
|
2021-11-28 08:03:15 -08:00 |
|
Unknown W. Brackets
|
4703b6cb56
|
softjit: Cleanup, add other arch types to regcache.
|
2021-11-28 08:03:15 -08:00 |
|
Unknown W. Brackets
|
c1882fa1c0
|
softjit: Disallow use of register after unlock.
|
2021-11-28 08:03:14 -08:00 |
|
Unknown W. Brackets
|
2f039abd13
|
softjit: Simplify regcache usage as purpose only.
Dealing with types was annoying, and this helps validate the right
register is released.
|
2021-11-28 08:03:14 -08:00 |
|
Unknown W. Brackets
|
e1ed49a3e4
|
softjit: Ensure all regs are released.
|
2021-11-28 08:03:14 -08:00 |
|
Unknown W. Brackets
|
d53e13b862
|
softjit: Manage args in the register cache.
|
2021-11-28 08:03:13 -08:00 |
|
Unknown W. Brackets
|
1cb48a7bd2
|
softjit: Reduce jit pool size a bit.
|
2021-11-26 10:30:00 -08:00 |
|
Unknown W. Brackets
|
c62457bb33
|
softjit: Optimize common blend inverse alpha case.
|
2021-11-26 09:30:48 -08:00 |
|
Unknown W. Brackets
|
a07017dbb0
|
softjit: Prefer easier to refill regs.
|
2021-11-26 09:30:47 -08:00 |
|
Unknown W. Brackets
|
7f167c3660
|
softjit: Implement min/max/absdiff blending.
Alpha not yet implemented.
|
2021-11-26 09:30:47 -08:00 |
|
Unknown W. Brackets
|
2b4b4ae064
|
softjit: Add config setting to enable/disable.
Also use it for samplerjit.
|
2021-11-26 08:21:14 -08:00 |
|
Unknown W. Brackets
|
0e63b357b3
|
softjit: Add dithering.
|
2021-11-26 08:21:13 -08:00 |
|
Unknown W. Brackets
|
2423285831
|
softjit: Add helpers to get framebuf offsets.
|
2021-11-26 08:21:12 -08:00 |
|
Unknown W. Brackets
|
f8819308ff
|
softjit: Add levels of register locking.
Locking also in helpers, so need to nest locks.
|
2021-11-26 08:21:12 -08:00 |
|
Unknown W. Brackets
|
9fed7ea732
|
softjit: Add register cache for softjit.
|
2021-11-26 08:21:11 -08:00 |
|